



ECL trigger status

MyeongJae Lee (SNU)

On behalf of **B.G. Cheon (Hanyang U) and Y.Unno**

Jan. 25, 2011

TRG/DAQ workshop

Belle II ECL Trigger

● Requirement

- Suppression of beam-background events
- Separation of hadronic and Bhabha events
- Trigger latency $< 5 \mu\text{s}$
- Timing resolution $< 20\text{ns}$ (1σ) @ Belle


● Basic element: Trigger Cell (4x4 counters sum)

● Main hadronic event triggers


- Energy trigger : $E_{\text{TOT}} > 1\text{GeV}$ & Bhabha-veto
- Cluster trigger : $\text{ICN} > 3$ & Bhabha-veto
- Redundancy with Energy and Cluster methods

Belle II ECL Trigger (Cont'd)


- In case of high trigger rate due to harsh Beam-BG ;
 - Increase TC threshold (100MeV \rightarrow)
 - Increase Total Energy threshold (1GeV \rightarrow)
 - Increase ICN clusters (3 \rightarrow)
 - Reduce physics trigger region
 - Turn on cosmic veto trigger
 - Since Rate(cosmic) \ll Rate(Beam BG)



ECL Trigger output to GDL



Bhabha based on θ




Cosmic based on ϕ


Item	Number of bits	
Trigger timing (Final, Fwd, Barrel, Bwd)	4	←1 @Belle
Total Energy (>0.5, 1.0, 3.0 GeV)	3	
Isolated cluster	4	
Bhabha-type	11	←1 @Belle
OR-ed Bhabha	1	New at Belle2
Barrel Bhabha	1	New at Belle2
Prescale Bhabha	1	
Cosmic veto	1	
TC hit pattern	576	New at Belle2
Total	26+576	

Other trigger bits are supposed to be invented from TSIM study

Hardware configuration




Belle



Belle 2

Hardware configuration



Peaking time of TC	700
ADC pipeline	100
Peak finding process	300~400
Programmable delay	300
Gbit transfer(200bits)	100
Optical cable length	200~300

Bridge delay	200~300
Gbit transfer(~ 1100bits)	400

Input alignment	100
Trigger decision	200~300


* Total latency = 2600 ~ 3000 ns

** TMM FPGA = XC6VLX130T-1FF1156C

- Flexible trigger configuration is possible by FADC + FPGA architecture.
- For analog LUM monitor, we think about implementing a kind of AAA used in Belle.
- Belle II ECL trigger is easy to accommodate any Endcap option in the future.
 - ◆ pulse-height and timing correction @ FAM
 - ◆ However, we have to resolve any possible problem from channel number increasing


Fast Shaper

New Shaper-DSP Prototype




Fast shaper circuits

- Located in Shaper-DSP board
- 576 boards
- Input : 16 counter signals
- Output : 1 TC analog sum
- Fast shaping time = **100ns**
- Pulse height correction
- **Channel-by-channel calibration**



ECL test bench @ Tsukuba-B2

- Noise level test with cosmic data → okay





New Shaper Board




FAM


- 52 boards (one/VME crate)
- Input : 12 x TC analog sum signals
- Output : 1 optical digital signal
 - 12 x TC peaks + discriminator bit
- Operation :
 - Continuous signal digitization @ FADC
 - Find a pulse peak value per each TC @FPGA
 - Compare with threshold (100 MeV) @FPGA
 - Align 12 TC outputs @ FPGA
- Core logic for digitization and peak searching is tested in new-EBM module



FAM



Analog out of FAM



Analog sum output
future application

Being studied to use as
Luminosity monitor
independent to DAQ system.

TMM

- 6 (L-1:Merger) + 1(L-2: Master) : same board
 - Input : 576 TC signals from 52 FAM modules
 - L-1 : 9 inputs from FAM / 2 outputs to L-2 + 4 **outputs*** to GDL
 - L-2 : 2x6 inputs from L-1 / 1 **output*** to GDL
 - **Output *** : 576 TC raw data to GDL for matching w/ CDC trigger
 - **Output*** : 25 final ECL trigger output to GDL
 - 4 Calorimeter trigger timings (Final, Fwd, Barrel, Bwd)
 - 3 Total Energy (> 0.5, 1.0, 3.0 GeV)
 - 4 Isolated Cluster Number (3 bits + 1 carry-bit)
 - 13 Bhabha triggers / Barrel Bhabha / Prescaled Bhabha
 - 1 Beam-BG veto
- ** More useful triggers will be added after TSIM study.

Pre-TMM

5 fiber optical link
(AFBR-57R6APZ,
up to 4.25Gbps)
4 inputs from FAM,
1 output to GDL

MCU and flash memory
for FPGA downloading
and TCP/IP communication


FPGA(XC5VLX50T)

Power and
optional global clock

Old -type ETM output


2 NIM input & 2 NIM output
for external clock or sync..

100T TCP/IP
for control & monitor



Toy system for FAM/TMM test

- Latency estimation
- Firmware development



We need a special VME crate with +7.5V power supply.


Toy system for FAM/TMM test

VME crate


Pre-TMM




FAM



TC Analog sum emulator



Current status : FAM test and improvement



FAM test

ADC channel:

DAC value:



PED value:

THR value:

DLY value: ns

Pulse generator control

DAC CH1: <input type="text" value="4000"/>	DELAY CH1: <input type="text" value="0"/>
DAC CH2: <input type="text" value="1568"/>	DELAY CH2: <input type="text" value="200"/>
DAC CH3: <input type="text" value="3652"/>	DELAY CH3: <input type="text" value="500"/>
DAC CH4: <input type="text" value="2550"/>	DELAY CH4: <input type="text" value="100"/>
DAC CH5: <input type="text" value="163"/>	DELAY CH5: <input type="text" value="300"/>
DAC CH6: <input type="text" value="650"/>	DELAY CH6: <input type="text" value="150"/>
DAC CH7: <input type="text" value="3340"/>	DELAY CH7: <input type="text" value="200"/>
DAC CH8: <input type="text" value="2780"/>	DELAY CH8: <input type="text" value="600"/>
DAC CH9: <input type="text" value="1600"/>	DELAY CH9: <input type="text" value="1500"/>
DAC CH10: <input type="text" value="500"/>	DELAY CH10: <input type="text" value="220"/>
DAC CH11: <input type="text" value="2000"/>	DELAY CH11: <input type="text" value="30"/>
DAC CH12: <input type="text" value="4000"/>	DELAY CH12: <input type="text" value="0"/>



Online monitoring

- **FAM (52):**
 - Each counter test pulse output @ calibration period
 - 12 TC hit pattern & energy distribution & waveform @ local-online
 - Each input TC peak timing & FAM output timing @ local-online
 - FAM core firmware performance @ local-online
- **TMM (5):**
 - Input /output TC hit pattern @ local-online
- **ETM(1) :**
 - Input TC hit pattern @ local-online, DQM
 - E_{tot} / 11-Bhabha energy and ICN @ local-online, DQM
 - Output hit pattern @ local-online, DQM
 - ETM core firmware performance @ local-online
- **Anything else ?**


Plan of tsim-ecl (by Unno san, and S.H.Kim)

- **Preparation of tsim-ecl with basf2**
- **Improvement of BhaBha veto logic**
 - **Reproduce Tsim study result for Belle (by H.O. Kim)**
 - introduce ϕ information in addition to θ
 - **try to improve the performance more**
 - higher eff. of τ and ISR by keeping eff. of B
- **Improvement of background veto(cosmic veto)**
 - **try to improve eff. of τ and ISR**
 - introduce θ information in addition to ϕ suggested by Hayashii-san.

Summary

- **Belle2 ECL trigger : FADC/FPGA-based flexible architecture.**
- **DSP, FAM, TMM prototypes are available.**
- **Fast shaper :**
 - Tested Gain/pulse-shape/noise-level
 - Shaping time : 200ns → 100ns
- **FAM :**
 - Tested core firmware with new EBM at Belle.
 - Analog sum output for online LUM monitor.
- **TMM :**
 - Core firmware development with pre-prototype
- **Under FAM+TMM chain study with Toy system.**
- **Reviewed online monitoring items and global schedule.**
- **Y. Unno works on G4-TSIM to improve trigger logics.**

backup



Comments on cosmic veto trigger

Cosmic ray run (May/20)

Beam BG study run(Jun/7)

Belle Run Summary(v2.6) - Exp 73 Run 119

tsc_timing	--	--	
csi_timing	814Hz	813Hz	←
e_high	33.4Hz	33.3Hz	
e_low	188Hz	188Hz	
e_lum	2.7Hz	2.7Hz	
csi_bb	0.9Hz	0.9Hz	
csi_brlbb	0.6Hz	0.6Hz	
nicl0	475Hz	474Hz	
nicl1	362Hz	361Hz	
nicl2	7.6Hz	7.6Hz	
nicl3	0.0Hz	0.0Hz	
csi_cosmic	661Hz	660Hz	←
csi_tpbbgg	0.4Hz	0.3Hz	
csi_tpbb	--	--	
csi_tpgg	0.2Hz	0.2Hz	
csi_tpgx	--	--	

Belle Run Summary(v2.6) - Exp 73 Run 565





tsc_timing	7.2kHz	6.2kHz	
csi_timing	12kHz	12kHz	←
e_high	323Hz	50.7Hz	
e_low	714Hz	437Hz	
e_lum	279Hz	4.2Hz	
csi_bb	171Hz	1.2Hz	
csi_brlbb	142Hz	0.8Hz	
nicl0	11kHz	11kHz	
nicl1	952Hz	861Hz	
nicl2	77.5Hz	9.8Hz	
nicl3	103Hz	0.0Hz	
csi_cosmic	12kHz	11kHz	←
csi_tpbbgg	147Hz	23.4Hz	
csi_tpbb	0.4Hz	0.3Hz	
csi_tpgg	4.0Hz	--	
csi_tpgx	0.7Hz	0.0Hz	

16 hie	= e_high x lcsi_bb x lcsi_cosmic	3	5.78Hz	5.75Hz
17 clst4	= nicl>3 x lcsi_cosmic	2	1.83Hz	1.81Hz
18 clst5		3	0.46Hz	0.47Hz
19 loe_clst3		74	8.60Hz	8.58Hz
20 e_hi_clst4		43	5.09Hz	5.11Hz
21 e_had		340	1.99Hz	1.98Hz
22 e_had_tp		438	2.57Hz	2.55Hz
23 hie_tp		1018	5.96Hz	5.92Hz
24 hadron_a				
25 hadron_b				
26 hadron_c				
27 loe_fs_o				
28 loe_fs_to				
29 clst2_o			0.00Hz	0.00Hz
30 clst2_to				
31 two_photon				
32 tau		30	34.46Hz	34.36Hz

16 hie			8.86Hz	9.01Hz
17 clst4			3.36Hz	3.42Hz
18 clst5			0.50Hz	0.51Hz
19 loe_clst3			21.65Hz	22.07Hz
20 e_hi_clst4			5.17Hz	5.29Hz
21 e_had			3.20Hz	3.26Hz
22 e_had_tp			3.87Hz	3.94Hz
23 hie_tp			9.02Hz	9.17Hz
24 hadron_a			4.96Hz	4.79Hz
25 hadron_b			4.30Hz	4.20Hz
26 hadron_c			0.05Hz	0.04Hz
27 loe_fs_o			8.35Hz	8.26Hz
28 loe_fs_to			6.13Hz	6.09Hz
29 clst2_o			33.91Hz	33.56Hz
30 clst2_to			25.25Hz	25.18Hz
31 two_photon			298.58Hz	295.96Hz
32 tau			102.83Hz	103.59Hz

Cosmic veto → Beam BG veto

Test result



TC occupancy

Belle Run Summary(v2.6) - Exp 69 Run 1203

Start Time: 2009 Jun 17, 14:20:17 took 22 sec to start
 Stop Time: 2009 Jun 17, 17:25:39 took 11122 sec
 Stop Reason: FATAL from [RUNSUM] LER/HER beam lost (1216.)

Luminosity:	ECL	EFC	KEKB
at start	202.34e32	189.05e32	163.31e32
at stop	190.86e32	118.29e32	70.91e32
peak/fill	210.83e32		

tsc_mult	4.6kHz	3.9kHz
tsc_pat	1.0kHz	552Hz
tsc_ge1	102kHz	102kHz
tsc_ge2	4.6kHz	3.9kHz
tsc_timing	4.6kHz	3.9kHz
csi_timing	13kHz	13kHz
e_high	1.4kHz	1.2kHz
e_low	2.1kHz	1.5kHz
e_lum	964Hz	791Hz
csi_bb	916Hz	809Hz
csi_br1bb	267Hz	202Hz
nic10	12kHz	12kHz
nic11	1.5kHz	1.4kHz
nic12	118Hz	73.2Hz
nic13	101Hz	41.4Hz
csi_cosmic	12kHz	12kHz
csi_tpbbgg	890Hz	849Hz
csi_tpbb	268Hz	266Hz
csi_tpgg	319Hz	317Hz
csi_tpgx	120Hz	118Hz

Occupancy/TC < 15kHz/500TCs x 10 x 2 x 40 x 0.5 = 12kHz
 Here assumed very conservatively :


2×10^{34}

er trigger

rate due to beam BG





ity x 50% of trigger rate


e width (2us) would be okay.



Physics trigger region

● Noise level test with cosmic data → okay





Peaking time of TC	700
ADC pipeline	100
Peak finding process	300~400
Programmable delay	300
Gbit transfer(200bits)	100
Optical cable length	200~300

Bridge delay	200~300
Gbit transfer(~450bits)	100

Input alignment	100
Trigger decision	200~300

* Total latency = 2300 ~ 2700 ns

** TMM FPGA = XC6VLX75T-1FT784C