

ECL trigger status

MyeongJae Lee (SNU) On behalf of B.G. Cheon (Hanyang U) and Y.Unno

Jan. 25, 2011 TRG/DAQ workshop

Belle II ECL Trigger

Requirement

- Suppression of beam-background events
- Separation of hadronic and Bhabha events
- Trigger latency < 5 μs
- Timing resolution < 20ns (1 σ) @ Belle
- Basic element: Trigger Cell (4x4 counters sum)
- Main hadronic event triggers
 - Energy trigger : E_{TOT} > 1GeV & Bhabha-veto
 - Cluster trigger : ICN > 3 & Bhabha-veto
 - Redundancy with Energy and Cluster methods

Belle II ECL Trigger (Cont'd)

In case of high trigger rate due to harsh Beam-BG ;

- Increase TC threshold (100MeV \rightarrow)
- Increase Total Energy threshold (1GeV \rightarrow)
- Increase ICN clusters $(3 \rightarrow)$
- Reduce physics trigger region
- Turn on cosmic veto trigger
 - Since Rate(cosmic)
 << Rate(Beam BG)



ECL Trigger output to GDL

	Item	Number of bi	ts
	Trigger timing (Final, Fwd, Barrel, Bwd) 4	←1 @Belle
TYpe-1 TYpe-7 r r TYpe-2 r	Total Energy $(>0.5, 1.0, 3.0 \text{ GeV})$	3	
	Isolated cluster	4	
	Bhabha-type	11	←1 @Belle
Түре-5	OR-ed Bhabha	1	New at Belle2
T/pe-6 5.8egion Phi-ting Partial Analog-turn B.8egion Phi-ting Partial Analog-turn	Barrel Bhabha	1	New at Belle2
Bhabha based on U	Prescale Bhabha	1	
A TITUTA B	Cosmic veto	1	
	TC hit pattern	576	New at Belle2
. Harris	Total	26 + 576	
Cosmic based on φ			

Other trigger bits are supposed to be invented from TSIM study

Hardware configuration





Belle

Belle 2

Hardware configuration



- Flexible trigger configuration is possible by FADC + FPGA architecture.
- For analog LUM monitor, we think about implementing a kind of AAA used in Belle.

Belle II ECL trigger is easy to accommodate any Endcap option in the future.

pulse-might and timing correction @ FAM

However, we have to resolve any possible problem from channel number increasing

Fast Shaper

New Shaper-DSP Prototype



- Located in Shaper-DSP board
- 576 boards
- Input : 16 counter signals
- Output : 1 TC analog sum
- Fast shaping time = 100ns
- Pulse height correction
- Channel-by-channel calibration



ECL test bench @ Tsukuba-B2



FAM

- 52 boards (one/VME crate)
- Input : 12 x TC analog sum signals
- Output : 1 optical digital signal
 - 12 x TC peaks + discriminator bit
- Operation :
 - Continuous signal digitization @ FADC
 - Find a pulse peak value per each TC @FPGA
 - Compare with threshold (100 MeV) @FPGA
 - Align 12 TC outputs @ FPGA
- Core logic for digitization and peak searching is tested in new-FBM module









Analog sum output future application Being studied to use as Luminosity monitor independent to DAQ system.

TMM

- 6 (L-1:Merger) + 1(L-2: Master) : same board
- Input : 576 TC signals from 52 FAM modules
- L-1 : 9 inputs from FAM / 2 outputs to L-2 + 4 outputs* to GDL
- L-2 : 2x6 inputs from L-1 / 1 output* to GDL
- Output * : 576 TC raw data to GDL for matching w/ CDC trigger
- Output* : 25 final ECL trigger output to GDL
 - 4 Calorimeter trigger timings (Final, Fwd, Barrel, Bwd)
 - 3 Total Energy (> 0.5, 1.0, 3.0 GeV)
 - 4 Isolated Cluster Number (3 bits + 1 carry-bit)
 - 13 Bhabha triggers / Barrel Bhabha / Prescaled Bhabha
 - 1 Beam-BG veto
 - ** More useful triggers will be added after TSIM study.

Pre-TMM

MCU and flash memory for FPGA downloading and TCP/IP communication

5 fiber optical link (AFBR-57R6APZ, up to 4.25Gbps) 4 inputs from FAM, 1 output to GDL

Old -type ETM output

2 NIM input & 2 NIM output for external clock or sync..

100T TCP/IP for control & monitor ~



Toy system for FAM/TMM test



We need a special VME crate with +7.5V power supply.

Toy system for FAM/TMM test

VME crate



Current status : FAM test and improvement





🗃 FAM test			
ADC channel	1		Quit
DAC value	\$		Write DAC
PED value	431		Read pedestal
THR value	100		Write threshold
DLY value	2000	ns	Write FADC delay
Arm F	ADC	-	check FADC flag
Random	Trigger		View FADC data



Pulse genera	ator cont	rol		×			
DAC CH1 🛔	4000	DELAY CH1	0				
DAC CH2	1568	DELAY CH2	200				
DAC CH3	3652	DELAY CH3	500				
DAC CH4	2550	DELAY CH4	100				
DAC CH5	163	DELAY CH5	300				
DAC CH6 🛔	650	DELAY CH6	150				
DAC CH7	3340	DELAY CH7	200				
DAC CH8 🛔	2780	DELAY CH8	600				
DAC СН9 🛔	1600	DELAY CH9	1500				
DAC CH10 🛔	500	DELAY CH10	220				
DAC CH11	2000	DELAY CH11	30				
DAC CH12	4000	DELAY CH12	0				
Write DAC Write DELAY							
Sen	d	Q	uit				

Online monitoring

• FAM (52):

- Each counter test pulse output @ calibration period
- 12 TC hit pattern & energy distribution & waveform @ local-online
- Each input TC peak timing & FAM output timing @ local-online
- FAM core firmware performance @ local-online

• TMM (5):

- Input /output TC hit pattern @ local-online
- ETM(1):
 - Input TC hit pattern @ local-online, DQM
 - E_tot / 11-Bhabha energy and ICN @ local-online, DQM
 - Output hit pattern @ local-online, DQM
 - ETM core firmware performance @ local-online
- Anything else ?

Plan of tsim-ecl (by Unno san, and S.H.Kim)

- Preparation of tsim-ecl with basf2
- Improvement of BhaBha veto logic
 - Reproduce Tsim study result for Belle (by H.O. Kim)
 - \rightarrow introduce ϕ information in addition to θ
 - try to improve the performance more
 → higher eff. of τ and ISR by keeping eff. of B
- Improvement of background veto(cosmic veto)
 - try to improve eff. of τ and ISR
 - → introduce θ information in addition to φ suggested by Hayashii-san.

Schedule

	0.110	1 11	•		0.1	1 10	•		0.1	1 12	•		0.1	1 14
	Oct.10	Jan.11	Apr	Jul	Oct	Jan.12	Apr	Jul	Oct	Jan.13	Apr	Jul	Oct	Jan.14
Hardware														
SH-DSP (576)	2nd pro	totype		final pr	ototype		mass p	roducito	on		installa	tion &	debug	ready
FAM (52)	<mark>1st pro</mark>	otype			final pr	<mark>ototype</mark>		mass p	roduction in the second s	on	installa	tion &	debug	ready
TMM (5)	<mark>1st pro</mark>	otype				final pr	ototype		mass p	rod.	installa	tion &	debug	ready
ETM (1)	1st pro	otype				final pr	ototype		mass p	rod.	installa	tion &	debug	ready
Cable								mass p	roductio	on	installa	tion &	debug	ready
Cosmic stand			1st inte	gration	test		2nd int	eg. test						
				-										
Firmware														
FAM		simple	version		full vers	sion		final ve	rsion			debug		ready
ТММ		simple	version		full vers	sion		final ve	rsion			debug		ready
ETM		simple	version		full vers	sion		final ve	rsion			debug		ready
Online software														
FAM/TMM/ETM						code p	reparatio	on				debug		ready
GDL/DAQ interface	5					code p	reparatio	on				debug		ready
Offline software														
Raw data format						consult	w/ DA	2 group						
Recon code								prepara	ation			debug		ready
TSIM														
Geant-4	code re	ady & t	i <mark>gger lo</mark>	ogic stu	dy									

Summary

- Belle2 ECL trigger : FADC/FPGA–based flexible architecture.
- DSP, FAM, TMM prototypes are available.
- Fast shaper :
 - Tested Gain/pulse-shape/noise-level
 - Shaping time : 200ns → 100ns
- FAM :
 - Tested core firmware with new EBM at Belle.
 - Analog sum output for online LUM monitor.
- TMM :
 - Core firmware development with pre-prototype
- Under FAM+TMM chain study with Toy system.
- Reviewed online monitoring items and global schedule.
- Y. Unno works on G4-TSIM to improve trigger logics.

backup

Cosmic ray run (May/20) cosmic veto trigger Bean Study run(Jun/7)

Belle Run Summary(v2.6) - Exp 73 Run	119	Belle Run Summary(v2.6) - Exp	73 Rur	n 565	
tsc_timing		tsc timing 7 2kHz 6 2kHz			
csi_timing 814Hz 813Hz <		csi timing 12kHz 12kHz 🗲			
e_high 33.4Hz 33.3Hz		e high 323Hz 50.7Hz			
e_low 188Hz 188Hz		e low 714Hz 437Hz			
e_lum 2.7Hz 2.7Hz		e lum 279Hz 4.2Hz			
csi_bb 0.9Hz 0.9Hz		csi bb 171Hz 1.2Hz			
csi_brlbb 0.6Hz 0.6Hz		csi bribb 142Hz 0.8Hz			
nic10 475Hz 474Hz		niclO 11kHz 11kHz			
nicl1 362Hz 361Hz		nicl1 952Hz 861Hz			
nic12 7.6Hz 7.6Hz		nicl2 77.5Hz 9.8Hz			
nicl3 0.0Hz 0.0Hz		nicl3 103Hz 0.0Hz			
csi_cosmic 661Hz 660Hz 룾 🛶 🛶 🛶 🛶 🛶 🛶 🛶 🛶 🛶 🛶 🛶 🛶		csi_cosmic 12kHz 11kHz			
csi_tpbbgg 0.4Hz 0.3Hz		csi_tpbbgg 147Hz 23.4Hz			
csi_tpbb		csi_tpbb 0.4Hz 0.3Hz			
csi_tpgg 0.2Hz 0.2Hz		csi_tpgg 4.0Hz			
csi_tpgx		csi_tpgx 0.7Hz 0.0Hz			
15 ble - e bigh v losi bh v losi cosmic 3	5,78Hz 5,75Hz	16 hie		8.86Hz	9.01Hz
$17 \text{ clst}4 = \text{right x lcsi_bb x lcsi_cosmic}^2$	1.83Hz 1.81Hz	17 clst4		3.36Hz	3.42Hz
18 clst5	0.46Hz 0.47Hz	18 clst5		0.50Hz	0.51Hz
19 loe_clst3 74	8.60Hz 8.58Hz	19 loe_clst3		21.65Hz	22.07Hz
20 e_hi_clst4 43	5.09Hz 5.11Hz	20 e_hi_clst4		5.17Hz	5.29Hz
21 e_had 340	1.99Hz 1.98Hz	21 e_had		3.20Hz	3.26Hz
22 e_had_tp	2.57Hz 2.55Hz	22 e_had_tp		3.87Hz	3.94Hz
23 hie_tp 1018	5.96Hz 5.92Hz	23 hie_tp		9.02Hz	9.17Hz
24 hadron_a	· ·	24 hadron_a		4.96Hz	4.79Hz
25 hadron_b		25 hadron_b		4.30Hz	4.20Hz
26 hadron_c		26 hadron_c 🚬 🦲 .	:	0.05Hz	0.04Hz
27 loe_fs_o	$v \Delta t \Delta \rightarrow$	Rasm RG Va		8.35Hz	8.26Hz
28 loe_fs_to				6.13Hz	6.09Hz
29 clst2_0	0.00Hz 0.00Hz	29 clst2_o		33.91Hz	33.56Hz
30 clst2_to	x x	30 clst2_to , ,		25.25Hz	25.18Hz
31 two_photon	x x	31 two_photon		298.58Hz	295.96Hz
32 tau 30	34.46Hz 34.36Hz	32 tau	з — Э	102.83Hz	103.59Hz

Ryu Soo (SNU)

Test result



TC occupancy



• Noise level test with cosmic data \rightarrow okay





