



环形正负电子对撞机
Circular Electron Positron Collider



中国科学院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

Status report of Vertex detector

Qun Ouyang

On behalf of the CEPC VTX study group

Sept. 2nd, 2016
Beihang University

Outline:

- *Introduction*
- *R&D activities*
- *Progress since April meeting*
- *Summary and outlook*




Introduction

CEPC and its beam timing


Circular e^+e^- Higgs (Z) factory **two detectors, 1M ZH events in 10yrs**

$E_{\text{cm}} \approx 240\text{GeV}$, luminosity $\sim 2 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$, can also run at the Z-pole



Pretzel Scheme

- **Baseline design in pre-CDR**
- 48 bunches / beam
- Colliding every $3.6\mu\text{s}$, continuously
→ Power pulsing not applicable



Partial Double-ring Scheme

- Crab-waist collision to reduce beam and AC power
- Avoiding pretzel scheme to increase the flexibility and luminosity
- **196ns bunch spacing**
- 48 bunches / train
- **Duty cycle: $9.4\mu\text{s}/181\mu\text{s}$**

Reference: CEPC/SppC with ILC (FCC), J. Gao, LCWS 2015, Nov. 2-6, 2015, Whistler, Canada



Detector requirements

- Efficient tagging of heavy quarks (b/c) and τ leptons

$$\sigma_{r\phi} = a \oplus \frac{b}{p(\text{GeV}) \sin^{3/2} \theta} (\mu\text{m})$$

a depends on single point resolution $\sigma_{\text{s.p.}}$ & on the lever arm

b depends on the distance between the innermost layer to IP and on the material budget

- to achieve **a=5** and **b=10** (B=3.5T):
 - σ_{SP} near the IP: $\leq 3 \mu\text{m}$ \longrightarrow **Fine pixel**
 - material budget: $\leq 0.15\% X_0/\text{layer}$ \longrightarrow **Low power consumption**
 - first layer located at a radius: $\sim 1.6 \text{ cm}$
 - pixel occupancy: $\leq 1 \%$ \longrightarrow **Fast readout**



Target: fine pitch, low power, fast pixel sensor + light structure



Beam-related backgrounds



Q. Xiu, et al (IHEP)

- Various sources of backgrounds studied with Monte Carlo simulation :
 - Beamstrahlung
 - Lost Particles
 - Synchrotron Radiation
- Hit density $\sim 1 \text{ hit cm}^{-2} \text{ BX}^{-1}$ (Preliminary)



Radiation levels


- Considerable due to 280K BX/s :
 - TID 1Mrad / year
 - NIEL $1 \times 10^{12} n_{eq} / (cm^2 year)$
 - A safety factor of 5 applied
- } Radiation tolerance



Detector Layout

Vertex detector:

- 3 layers of double-sided pixels
- $\sigma_{SP}=2.8\mu\text{m}$, inner most layer
- readout time $<20\mu\text{s}$



VXD Geometry

	R (mm)	z (mm)	$ \cos \theta $	σ_{SP} (μm)	Readout time (μs)
Layer 1	16	62.5	0.97	2.8	20
Layer 2	18	62.5	0.96	2.8	20
Layer 3	37	125.0	0.96	4	20
Layer 4	39	125.0	0.95	4	20
Layer 5	58	125.0	0.91	4	20
Layer 6	60	125.0	0.90	4	20



R&D activities

- CMOS pixel sensor-funded by IHEP and State key laboratory
- SOI pixel sensor- funded by NSFC

Technology options

Many technologies from ILC/CLIC could be referred.

BUT, unlike the ILD, the CEPC detector will operate in **continuous mode**.

→ **without power-pulsing**

Pixel sensor: power consumption **< 50mW/cm²** , if air cooling used

- **HR-CMOS** sensor with a novel readout structure
 - relatively mature technology
 - <50mW/cm² expected
 - Capable of readout every ~4μs
- **SOI** sensor with similar readout structure
 - Fully depleted HR substrate, potential of 16μm pixel size design
 - Full CMOS circuit
- **DEPFET**: possible application for inner most vertex layer
 - small material budget, low power consumption in sensitive area
- **3D-IC**: ultimate detector, but not mature enough



Pixel sensor R&D activities

Initial sensor R&D targeting on



- Pixel pitch $\sim 16\mu\text{m}$
- Power consumption at the current level $< 100\text{mW}/\text{cm}^2$
- Integration time $10\text{-}100\mu\text{s}$

- HR-CMOS sensor

- Towards complete CMOS & thick, fully depleted substrate
- more in-pixel functional circuitry \rightarrow faster read-out & less power, radiation tolerant
- TowerJazz CiS $0.18\mu\text{m}$ process

- SOI sensor

- Fully depleted substrate: $50\mu\text{m}$ thick, larger signal charge
- Develop in-pixel circuit for minimum layout area
- LAPIS $0.2\mu\text{m}$ process



* Detailed information: Y. Lu, CEPC-SppC study group meeting, 2016 April



CPS - Charge collection simulation


Y.Zhang, et al, NIMA 831(2016)99-104

Motivation:



- Guide the diode geometry optimization and study radiation damage with different types of epitaxial layer

Simulation with different parameters

- Hit position
- Diode geometry
- Thickness and resistivity of the epitaxial layer
- Radiation damage



Pixel cluster with four different epitaxial layers




Charge collection with non-ionizing damage



First CPS prototype design

- Goals: sensor optimization and in-pixel pre-amplifier study
- Floorplan overview:
 - Two independent matrices: Matrix-1 with $33 \times 33 \mu\text{m}^2$ pixels (except one sector SFA20 with $16 \times 16 \mu\text{m}^2$ pixels), Matrix-2 with $16 \times 16 \mu\text{m}^2$ pixels.
 - Matrix-1 includes 3 blocks with in-pixel pre-amplifier
 - SFA20 in Matrix-1 contains pixel with AC-coupled pixels



- Tower Jazz CIS 0.18 μm , November 2015 submission
- Two types of wafer:
 - 18 μm HRES epi wafer
 - 700 Ω Czochralski wafer




First CPS prototype design - pixel structures

- DC-coupled SF pixels: 2T/3T structure
 - different diode geometries
 - to verify the TCAD simulation results
 - two biasing modes (2T/3T)
 - two transistor types (nmos/pmos SF)


Y. Zhang (IHEP)

- AC-coupled pixel
 - sensing node AC-coupled with circuit
 - diode bias voltage could be higher than power supply, i.e. up to 10V
 - larger depletion region & lower C_d
 - higher SNR

Y. Zhou (IHEP)



AC-coupled structure




First SOI pixel prototype – design and test


- Compact Pixel for Vertex (CPV1)
 - 16*16 μm with in-pixel-discrimination
 - Pixel array: 64*32 (digital) + 64*32 (analog)
 - Double-SOI process for shielding and radiation Enhancement
 - Submitted June, 2015
- Test (preliminary)
 - Threshold scan
 - Temporal noise $\sim 17\text{e-}$
 - Radiative source response

Y. Lu, J. Dong (IHEP)


CPV1 chip Layout



CPV1 digital pixel layout




64row*32col. digital pixel



(a) 数字像素

64row*32col. analog pixel



(b) 模拟像素



Progress since April meeting

CMOS pixel sensor study

New funding from MOST (2016-2021)

R&D targeting on

- *Position resolution 3-5 μ m*
- *Power consumption <100mW/cm²*
- *Integration time 10-100 μ s*

CMOS pixel sensor


- *Small pixel size*
- *In-pixel functional circuitry*
- *Novel readout scheme \rightarrow faster & less power*
- *Full functional chip*
- *\sim 2 MPW and 1 engineering run*



Second CPS prototype - pixel design

Y. Zhang, Y. Yang (IHEP)

- Purpose: small-size digital pixel design verification
- Proposed floor plan:
 - 4 sub-matrices with different pixel structures, each matrix with 32 columns by 64 rows pixels
 - Pixel size: less than $22 \times 22 \mu\text{m}^2$
 - Each pixel contains a sensing diode, a pre-amplifier and a discriminator



Small pixel size DMAPS in-pixel design

Y. Yang (IHEP)

Design goal: contradictory with each others, carefully tradeoff required



- **Sensing + Amplification + Digitalization in each single pixel:**
Complex in-pixel electronics
- **Highly compact pixel size:** $\approx 20 \times 20 \mu\text{m}^2$
>40% pixel size to shrink compare with similar design
- **Low noise:** 20 - 30 e^-
In-pixel noise reduction required
- **Fast readout speed:** several tens $\mu\text{s}/\text{frame}$; around 100 ns/row with rolling shutter readout strategy
Elaborate operation timing

Technical proposal:

- **High voltage biasing** to the sensing diode (**up to 10 V**), fully depleted Epi. layer.
Higher seed pixel signal; less diode equivalent capacitance
- **In pixel CDS** (Correlated Double sampling): pixel offset reduction
- **High precision comparator with simple architecture**



Proposed architectures



Version 1: differential amplifier + latch

- DMAPS sensor + discriminator based on one stage differential amplifier
- With offset-compensated technique

Version 2: 2 stage CS amplifiers + latch

- DMAPS sensor + discriminator based on the two stages of single-end amplifier
- Simpler structure than the version-1

- Similar transistor numbers
- Version 1 has lower amplification factor while suffer less from LATCH 'kickback noise'




In-pixel design 2

Y. Zhang (IHEP)


Design goal:

- **Low-power** front-end with digital output pixel
- Pixel size: $22 \times 22 \mu\text{m}^2$
- Power consumption: $\sim 40 \text{ nW/pixel}$
- Pixel ENC: $\sim 20 e^-$



Critical design points

- A direct cascode amplifier for the CSA
 - Simple structure with high gain \rightarrow for a compact layout
- A very low feedback capacitance C_f (0.2 fF) with low mismatch \rightarrow for a high charge-to-voltage conversion gain, low noise and low mismatch between pixels
- A single-end current comparator \rightarrow for a compact layout



Second CPS prototype - readout design

P. Yang (CCNU)

Goals:

- pixel size: $26 \times 26 \text{ } \mu\text{m}^2$
- Signal duration time: $< 3 \text{ } \mu\text{s}$
- Readout speed: 25 ns/hit
- power consumption: $< 80 \text{ mW/cm}^2$

Solution:


- Fast front-end (discriminator) + zero suppression readout

Status:

- Front-end: peaking time 800 ns , duration time $3 \mu\text{s}$
- Zero suppression readout: A XYZ solution has been designed, but the area needs to be optimized
- Other blocks are still under design



Prototype scheme



- Chip area: about 8 mm²
- Pixel array 64 row*128 col
- Front-end using current comparator
- Last row add additional analog readout controlled by a small scan logic
- 10 bits R-2R voltage DAC used for bias
- Additional PAD used for negative voltage up to -8 V

- Matrix readout using XYZ solution
 - 8*8 pixels as a super pixel using 16 address lines XY
 - every super pixel using the same 16 address lines
 - add Z to identify different super pixel




Second SOI pixel prototype design



Y. Lu, Y. Yang (IHEP)

CPV2

- In-pixel CDS stage inserted
- To improve RTC and FPN noise
- To replace the charge injection threshold
- Submitted June, 2016



Pixel Layout: $16 \times 16 \mu\text{m}^2$



Common efforts on CMOS pixel sensor R&D

Collaboration for future electron-positron colliders:

IPHC Strasbourg (France)

IHEP, Shandong Univ. Central China Normal Univ. (China)

FCPPL Project application for 2016

DEV-IHEP-IPHC-ECOPICS: Electron Collider Oriented Pixelated Cmos Sensor development						
Members	French Group			Chinese Group		
	Name	Title	Affiliation (institute)	Name	Title	Affiliation (institute)
	<i>Leader</i>			<i>Leader</i>		
	Marc WINTER	Dr.	IPHC/IN2P3	OUYANG Qun	Prof.	IHEP
	Christine HU-GUO	Dr.	IPHC/IN2P3	WANG Meng	Prof.	SDU
	Andrei DOROKHOV	Dr.	IPHC/IN2P3	SUN Xiangming	Prof.	CCNU
	Frédéric MOREL	Dr.	IPHC/IN2P3			
	Isabelle VALIN	Dr.	IPHC/IN2P3			
	Maciej KACHEL	Dr.	IPHC/IN2P3			

Target: 10 hits/cm²/μs, read-out speed ~1 μs, $\sigma_{s.p.} \sim 3 \mu\text{m}$

- In-pixel Front-end: preamplifier + discriminator
- High speed sparse read-out at column level
- Second data compression logic by pattern recognition
- High speed data transmission



Common efforts on SOI pixel sensor R&D

Collaboration for future electron-positron colliders:

KEK (Japan)

IHEP (China)

- Sensor design
 - Optimization of diode structure
 - Guard ring and slim edge
- Circuit design
 - In-pixel discrimination
 - High speed data link
- Process
 - Thinning and back-side processing
- Time stamp scheme



Summary and outlook

- R&D started along the baseline design specifications
 - Pixel sensors design submitted
 - *CPS diode optimization*
 - *SOI sensors with small pixel size*
 - 2nd CPS prototype design in progress
 - *More in-pixel electronics*
 - *New asynchronous readout architecture*
-
- Test system in preparation and sensor characterization will start soon
 - Overall sensor architecture in consideration
 - Optimization study of vertex system needed
 - Double-sided and light supporting structure, cooling,...
 - Possible change of sensor design
 - *Beam related background level*
 - *Impact of partial-double ring scheme, with time-stamp of microsecond*
 - *Impact of Z-pole running*



Thanks for your attention!