



# The Phase-1 Upgrade of the ATLAS Level-1 Endcap Muon Trigger


**Shunichi Akatsuka (Kyoto University)**  
on behalf of the ATLAS Collaboration

TIPP 2017 @Beijing 22-26 May, 2017

## ◆ LHC Run 3: 2021 ~ 2023

- ▶ Instantaneous luminosity will be  $3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$
- ▶ More than twice the Run 2 luminosity

## ◆ ATLAS Trigger System




## ◆ Phase-1 Upgrade for Level-1 Endcap Muon Trigger

- ▶ With Run 2 trigger system, the rate for muon trigger with  $p_T > 20 \text{ GeV}$  will become **28 kHz** @  $3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$  (TDAQ TDR, [ATLAS-TDR-023](#))
- ▶ Run 3 requirement is **15 kHz** ← ~50% rate reduction is required
- ▶ More powerful trigger strategy is needed to reduce the trigger rate, while keeping the trigger threshold and the efficiency

# Level-1 muon trigger performance

- ◆  $\eta$  distribution of the Level-1 Muon Trigger with  $p_T > 20$  GeV



① Trigger with **no matching real muons (Fake muon)**


② Trigger by **Low  $p_T$  muons**

→ **Reject these triggers by introducing new coincidence logic!**


# Level-1 Muon Trigger Strategy

- ◆ TGC Big Wheel + Coincidence with detectors inside

→ Reject fake muons




# Run 3 Level-1 Endcap Muon Trigger



# Hardware and Firmware Development

---

# New Sector Logic Board design



# New Sector Logic Board design

**6 optical inputs** (6.4 Gbps) from NSW

SFP+ with GTX RX in FPGA

**6 optical inputs**  
for other detectors

SFP+ with GTX RX

**2 optical outputs**  
(6.4 Gbps) to MUCTPI

SFP+ with GTX TX

Use **GTX transceiver**  
at transfer rate 6.4 Gbps  
 **$12 \times 6.4 \text{ Gbps} = 76.8 \text{ Gbps}$**   
for NSW and Tile, BIS7/8

G-Link transfer rate 0.8 Gbps per lane  
 **$14 \times 0.8 \text{ Gbps} = 11.2 \text{ Gbps}$**   
for TGC BW and EI

**14 optical inputs** (800 Mbps) from BW-TGC

SFP RX + G-Link RX chip

**$795 \times 36 \text{ Kb Block RAM}$**   
→ enough for the trigger logic  
planned to be implemented


**CPLD** (XC2C256-7PQ208C)  
for VME control

**BPI** (PC28F256P30TF)  
for FPGA configuration

**RJ45 connector**  
for readout (SiTCP)

**16-pin connector**  
to receive trigger/  
timing information


**LEMO IN/OUT**



# Run 3 Readout system

## New Sector Logic

## Read Out System




## TTC Fan-out board

**SiTCP<sup>[\*]</sup> :**  
Technology to connect FPGA to the Ethernet, and establish connection via TCP/IP

[\*] Tomohisa Uchida, "Hardware-Based TCP Processor for Gigabit Ethernet", IEEE Trans. Nucl. Sci. Vol.55, No.3, June 2008, [\[LINK\]](#)

# Firmware Design




# Test Beam @SPS

## ◆ Aim of the test:

- ▶ To test the phase-1 readout system and firmware
- ▶ To confirm that TGC self-trigger using data received via GTX can be implemented on the New Sector Logic firmware.

## ◆ Test Beam Setup:




@ CERN SPS beam facility H8C,  
19 Oct. ~ 14 Nov., 2016

# Test Beam @SPS

## ◆ Aim of the test:


- ▶ To test the phase-1 readout system and firmware
- ▶ To confirm that TGC self-trigger using data received via GTX can be implemented on the New Sector Logic firmware.

## ◆ Test Beam Setup:



## ◆ Result:

Data taken by TGC self-trigger



→ Trigger & DAQ is working fine!

*Phase-1 system!*

# Trigger Logic and Performance


---

◆ Main idea of the trigger logic:

- ▶  $dR$ ,  $d\phi$  defined as the hit position difference between M1 and M3
- ▶  $dR$ ,  $d\phi$  is combined, trigger decision is made using Look-Up Tables
- ▶ Take coincidence with detectors inside to reject fake/low- $p_T$  muons


→ **New LUT for the Inner Coincidence gives more fake and low- $p_T$  rejection**

What sort of LUTs should be used for the Inner Coin. ?






# Position matching: BW - NSW

- ◆ NSW position information can be used for  $p_T$  decision
  - ▶ Using information from NSW with high granularity ( $d\eta \sim 0.005$ ) will realize higher performance on  $p_T$  distinction than using only BW, with lower  $dR$  granularity ( $d\eta \sim 0.02$ )




# Position matching: BW - NSW


- ◆ NSW  $p_T = 20$  GeV information can be  $p_T = 40$  GeV decision



NSW  $d\eta$  has higher granularity



- ◆  $p_T$  distribution of the muons that passed  $p_T > 20$  GeV trigger
  - ▶ Low  $p_T$  muons are eliminated effectively, while keeping high  $p_T$  muons
  - ▶ Note: Fake triggers are rejected even more




- ◆ Upgrade of the muon trigger system is required for Run 3:
  - ▶ Take coincidence with NSW to reject fake and low  $p_T$  muons.
  - ▶ New hardware is needed to combine data from current trigger chamber BW, NSW, and several other detectors.
- ◆ Hardware and Firmware development status
  - ▶ New trigger processor board, New Sector Logic, has been produced.
  - ▶ Other modules to read out the trigger data are also being developed.
  - ▶ Firmware design has been completed including the readout path.
  - ▶ Test beam has successfully been done using the new readout system.
- ◆ Trigger Logic and Performance
  - ▶ Taking position matching and angle matching between BW and NSW can reject low  $p_T$  muon candidates effectively.
  - ▶ The estimated rate < 13 kHz @  $L = 3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ , which meets the phase-1 requirement of 15 kHz. ([ATLAS-TDR-023](#))

**backup slides**


---

◆ Run 3 trigger rate estimation



- ▶ Without the phase-1 upgrade, to keep the trigger rate to the require level, the  $p_T$  threshold will need to be raised to ~40 GeV.

◆ Physics Acceptance



- ▶ If the threshold is raised to 40 GeV, the efficiency for muons from the decays of W boson produced in association with Higgs will be 61%.

# New Small Wheel


- ◆ Consists of sTGC and Micromegas

- ▶ sTGC: small strip TGC



- ▶ TGC chamber with strip width of 3.2mm, smaller than the strip width of current TGC (> 15 mm)
- ▶ 4 wire-strip pairs are combined to make 1 module.
- ▶ position resolution 60~150  $\mu\text{m}$

- ▶ Micromegas: micro mesh gaseous structure

- ▶ position resolution  $\sim 90 \mu\text{m}$
- ▶ 8 layers are sandwiched by sTGC 4-layer modules, to compose the New Small Wheel



Resolution: position  $\sim 30 \mu\text{m}$   
angle  $\sim 0.3 \text{ mrad}$ .




- ◆ The smallest unit for the Level-1 Muon Trigger:

- ▶ Each side is divided into 72 parts, shown as green line in this figure → 72 'Sectors' per side

- ▶ Each Sector is divided into 148 (or 64) 'Regions of Interest' (Rol).


- ▶ One New Sector Logic board handles 2 Sectors, i.e. 296 Rols (or 128 Rols)

- ▶ Trigger decision is performed Rol by Rol
  - 296 trigger decision logic should run in parallel inside one FPGA
  - 296 individual LUTs should be implemented



- ▶ One NewSL board receives data from max. 3 NSW sectors.
- ▶ Each NSW Sector sends track information of max. 8 tracks using 2 optical fibers.

| Words  | first byte | second byte   |
|--------|------------|---------------|
| Word-0 | comma      | comma         |
| Word-1 | track-0    |               |
| Word-2 |            |               |
| Word-3 | track-1    |               |
| Word-4 | track-2    |               |
| Word-5 |            |               |
| Word-6 | track-3    |               |
| Word-7 | ID (4-bit) | BCID (12-bit) |



- ▶ Data format for each track:




| Field:       | sTGC type | MM type | $\Delta\theta$ (mrad) | $\Phi$ index | R index | Spare |
|--------------|-----------|---------|-----------------------|--------------|---------|-------|
| Num of bits: | 2         | 2       | 5                     | 6            | 8       | 1     |

**= 24 bits**




# Angle matching algorithm

- ◆ Further  $p_T = 20$  GeV  $\eta$  info can be acquired  $p_T = 40$  GeV  $\eta$  info.




# Trigger Performance

- ▶ New Inner LUTs uses NSW position & angle information
- ▶ Efficiency is calculated by simulation, for L1\_MU20 (L1\_MU20: Level-1 trigger for muon with  $p_T > 20$  GeV)
- ▶ The track finding efficiency is assumed to be 97%



# Implementation of LUTs

- 3 LUTs, BW ( $dR$ - $d\phi$ ), NSW ( $d\eta$ : $d\phi$ ), and NSW ( $d\eta$ : $d\theta$ ) are implemented separately, and their results are merged afterwards at the last LUT,  $p_T$  merger LUT.



- ◆ Developed a PCI-express card supporting S-LINK
  - ▶ Needed for the SROD to send data via S-LINK
  - ▶ Final board came in the end of Feb. 2017
- ◆ Key Function:
  - ▶ **FPGA**: Xilinx Kintex-7, XC7K160T
  - ▶ **SFP+**: 3 SFP+ ports available, for optical transceiver
  - ▶ **Open-drain output**: for busy output
- ◆ Test status
  - ▶ Sent data from the S-LINK card via SFP+, to the receiver board on another PC.
    - Succeeded in data transfer.
    - Rate test is going to be done.
    - Started to finalize the software and the firmware.

