



环形正负电子对撞机
Circular Electron Positron Collider



中国科学院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences



华中师范大学




山东大学
SHANDONG UNIVERSITY

Pixel sensor prototypes design for CEPC vertex detector

Ying ZHANG (张颖)


On behalf of the CEPC VTX study group

12-13 October 2017, NME'2017, IHEP, Beijing




Outline

- **Introduction on CEPC vertex detector**
- **R&D activities**
 - CMOS pixel sensor
 - SOI pixel sensor
- **Summary and outlook**





Introduction




CEPC – SppC

- **Phase 1: $e^+ e^-$ Higgs [Z] factory** two detectors, 1M H events in ~10yrs
Circular Electron Positron Collider (CEPC)
 - $E_{\text{cm}} \approx 240$ GeV, luminosity $\sim 2 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$, can also run at the Z-pole
 - **Precise measurement of the Higgs boson and the Z boson**
- **Phase 2: a discovery machine for new physics;** pp collision with $E_{\text{cm}} \approx 50$ -100 TeV **Supper proton-proton Collider (SppC)**






CEPC – possible accelerator based particle physics program in China after BEPCII

Ref: CEPC-SppC workshop, X. LOU, Sep. 2, 2016, Beijing, China.




CEPC accelerator layout option comparison

Pre-CDR Baseline

Option	Pretzel	Sawtooth effect	Beam loading	Dynamic Aperture	Orbit Correction	H luminosity	Z-pole luminosity	AC power	SRF syetem compatible for H and Z
 Single Ring (SR)	Yes ★	Very high ★	Low ★★★★★	Very small ★	Very hard ★	Low ★★★	Very low ★	High ★	Difficult ★★★
 Partial Double Ring (PDR)	No ★★★★★	High ★★	Very High ★	Medium ★★★	Hard ★★	Medium ★★★	Medium ★★★	Low ★★★★★	Difficult ★★★
 Advanced Partial Double Ring (APDR)	No ★★★★★	High ★★	High ★★★	Medium ★★★	Medium ★★★	Medium ★★★	High ★★★★	Low ★★★★★	Difficult ★★★
 Full Partial Double Ring (FPDR)	No ★★★★★	Vey Low ★★★★★	Low ★★★★★	Large ★★★★★	Easy ★★★★★	High ★★★★★	Very High ★★★★★	Low ★★★★★	Very good ★★★★★

CDR Baseline

Ref: J.Gao, Circular Electron Positron Collider workshop, Wuhan, April 19-21, 2017.



Physics driven requirements

Table 2.1 Required performance of the CEPC sub-detectors for critical benchmark Higgs processes.


Physics Process	Measured Quantity	Critical Detector	Required Performance
$ZH \rightarrow \ell^+ \ell^- X$	Higgs mass, cross section	Tracker	$\Delta(1/p_T) \sim 2 \times 10^{-5}$
$H \rightarrow \mu^+ \mu^-$	$\text{BR}(H \rightarrow \mu^+ \mu^-)$		$\oplus 1 \times 10^{-3} / (p_T \sin \theta)$
$H \rightarrow b\bar{b}, c\bar{c}, gg$	$\text{BR}(H \rightarrow b\bar{b}, c\bar{c}, gg)$	Vertex	$\sigma_{r\phi} \sim 5 \oplus 10 / (p \sin^{3/2} \theta) \mu\text{m}$
$H \rightarrow q\bar{q}, VV$	$\text{BR}(H \rightarrow q\bar{q}, VV)$	ECAL, HCAL	$\sigma_E^{\text{jet}} / E \sim 3 - 4\%$
$H \rightarrow \gamma\gamma$	$\text{BR}(H \rightarrow \gamma\gamma)$	ECAL	$\sigma_E \sim 16\% / \sqrt{E} \oplus 1\% (\text{GeV})$

■ Efficient tagging of heavy quarks (b/c) and τ leptons

➔ Impact parameter resolution, $\sigma_{r\phi} = a \oplus \frac{b}{(p \cdot \sin^{3/2} \theta)} \mu\text{m}$

■ Design constraints on vertex (to achieve **a=5** and **b=10**, B=3.5T)


- spatial resolution near the interaction point $\sigma_{sp} \leq 3 \mu\text{m}$
- material budget $\leq 0.15\% X_0/\text{layer}$
- first layer located at a radius: $\sim 1.6 \text{ cm}$



CEPC vertex detector concept


Baseline design for the pre-CDR: ILD-like but different forward region design

- 3 layers of double-sided pixels
- $\sigma_{SP} = 2.8 \mu\text{m}$, inner most layer
- readout time $< 20 \mu\text{s}$




VXD Geometry

	R (mm)	$ z $ (mm)	$ \cos \theta $	σ_{SP} (μm)	Readout time (μs)
Layer 1	16	62.5	0.97	2.8	20
Layer 2	18	62.5	0.96	2.8	20
Layer 3	37	125.0	0.96	4	20
Layer 4	39	125.0	0.95	4	20
Layer 5	58	125.0	0.91	4	20
Layer 6	60	125.0	0.90	4	20




Beam induced backgrounds



Results of the Single Ring Scheme

Background Type	Generators	Sub-type	Particle Flux at VTX [$cm^{-2}BX^{-1}$]	Particle Energy [GeV]	Priority
Synchrotron Radiation	<i>Geant4;</i> <i>BDSIM</i>	<i>Dipole</i>	$\sim 10^{10}$	~ 0.001	★★★
		<i>Quadrupole</i>	$\sim 10^6$	~ 0.007	
Beam Lost Particles	<i>BBBrem;</i> <i>SAD</i>	<i>Radiative Bhabha</i>	~ 10	~ 120	★★
		<i>Beam Gas Scattering</i>	↑	↑	
Beamstrahlung	<i>Guinea-Pig++;</i> <i>PYTHIA6</i>	<i>Pairs</i>	$\sim 10^{-2}$	~ 0.05	★
		<i>Hadrons</i>	$\sim 10^{-5}$	~ 2	

- The synchrotron radiation is the most important beam induced backgrounds in the single ring scheme
 - Require to reduce the critical energy and radiation power in the double ring scheme



Pixel sensor challenges

- To achieve S.P. resolution
 - Digital pixel $\sim 16\mu\text{m}$
 - Analog pixel $\sim 20\mu\text{m}$ (power pulsing mode in ILC)
- To lower the material budget
 - Sensor thickness $\sim 50\mu\text{m}$
 - Heat load $< 50 \text{ mW/cm}^2$ constrained by air cooling
- To tackle beam-related background
 - $20\mu\text{s}/\text{frame}$?
 - $300\text{krad}/\text{year}$ & $3 \times 10^{12} \text{ neq}/(\text{cm}^2 \cdot \text{year})$?


Physics driven requirements

Running constraints


Sensor specifications

$\sigma_{\text{s.p.}}$ 2.8μm	----->	Small pixel 16μm
Material budget 0.15% X_0/layer	----->	Thinning 50μm
	----->	Air cooling -----> low power 50mW/cm²
r of Inner most layer 16mm	----->	beam-related background -----> fast readout 20μs?
	----->	radiation damage -----> radiation tolerance $\leq 1 \text{ Mrad}/\text{year}$?
		$\leq 1 \times 10^{12} \text{ neq}/(\text{cm}^2 \text{ year})$?

Ref: Y. Lu, Circular Electron Positron Collider workshop, Wuhan, April 19-21, 2017.



R&D activities




Pixel sensor R&D activities

Unprecedented specifications

- Severer low power constraint than ILD
 - ILD duty cycle 1ms/199ms
 - CEPC needs a reduction by a factor of 4
- Higher s.p. resolution than ALICE-ITS upgrade
 - 1/3 pixel size of ALICE pixel sensor


■ HR-CMOS pixel sensor

- Towards compete CMOS & thick, fully depleted substrate
- More in-pixel functional circuitry → faster read-out & less power, radiation tolerance
- TowerJazz CIS 0.18 μm process




■ SOI pixel sensor

- Fully depleted substrate: 50 μm thick, larger signal charge
- Develop in-pixel circuit for minimum layout area
- LAPIS 0.2 μm process




© Rey.Hori




R&D activities

- **CMOS pixel sensor**
- **SOI pixel sensor**




CMOS pixel sensor R&D activities

■ TCAD simulation on charge collection





■ First submission in Nov. 2015


- Exploratory prototype, analog pixel
- **Sensor optimization** and radiation tolerance study



■ Second submission in May 2017

- Two prototypes with **digital pixels** (in-pixel discriminator)
- Two different readout schemes: **rolling shutter** & **asynchronous**





CPS – Charge collection simulation


Y. ZHANG et al., NIMA 831 (2016) 99-104

Motivation:


- Guide the diode **geometry optimization** and study **radiation damage** with different types of epitaxial layer

Simulated with different parameters


- Hit position
- Diode geometry
- Thickness and resistivity of the epitaxial layer
- Radiation damage




Pixel cluster charge with different epitaxial layers



5 × 5 cluster




Charge collection with non-ionizing damage




First CPS prototype design

- **Goals:** sensing optimization and in-pixel pre-amplifier study
- **Floorplan overview**
 - Two independent matrices: Matrix-1 with $33 \times 33 \mu\text{m}^2$ pixels (except one sector SFA20 with $16 \times 16 \mu\text{m}^2$ pixels), Matrix-2 with $16 \times 16 \mu\text{m}^2$ pixels.
 - Matrix-1 includes 3 sectors with in-pixel pre-amplifier
 - SFA20 in Matrix-1 contains pixel with AC-coupled pixels



- TowerJazz 0.18 μm CIS process
November 2015 submission
- Chip received in 2016 June, test in progress




First CPS prototype design — pixel structures

Y. ZHANG, Y. ZHOU (IHEP)


■ DC-coupled SF pixels: 2T/3T structure

- different diode geometries
- ➔ to verify the TCAD simulation results
- two biasing modes (2T/3T)
- two transistor types (nmos/pmos SF)



■ AC-coupled pixel

- sensing node AC-coupled with circuit
- diode bias voltage could be higher than power supply, i.e. up to 10 V
- ➔ larger depletion region & lower C_d
- ➔ higher SNR





Y. ZHANG (IHEP)


- Trade-off between :

✓ *PSRR*


2nd submission – rolling shutter prototype

Y. ZHOU (IHEP)


Digital pixels in rolling-shutter readout mode: 2 different versions




Version 1: differential amplifier + latch




Version 2: two stage CS amplifiers + latch



- Same amount of transistors;
- Offset cancellation technique;
- Version 2 has higher signal gain, but suffers “more” from “Latch” input voltage distortion.






2nd submission – rolling shutter prototype

Y. ZHOU (IHEP)

■ Version 1:



Differential Amplifier Noise simulation:

Input DC level: 600 mV

Biasing current: 3.7 μ A


Gain: 8.3

RMS noise: 1.962 mV

ENC: $\approx 7 e^-$ (for best case; highly related on the equivalent $C_{\text{sensing point}}$)

Readout speed: **100 ns/row**

■ Version 2:



Single-end CS Amplifier Noise simulation:

Input DC level: 520 mV


Gain: 8

RMS noise: 1.566 mV



ENC: 6.3 e^- (for best case)

Readout speed: **80 ns/row**

2nd Submission: rolling-shutter mode prototype




Y. ZHOU (IHEP)




- $3 \times 3.3 \text{ mm}^2$;
- $96 \times 112 \text{ pixels}$ with 8 sub-matrix
- Processing speed: $11.2 \text{ } \mu\text{s}/\text{frame}$ for $100 \text{ ns}/\text{row}$;
- Output data speed: 160 MHz ;
- Power: $3.7 \text{ } \mu\text{A}/\text{pixel}$;

2nd Submission: asynchronous mode prototype




P. YANG (CCNU)




20 address lines to the Periphery

- ALPIDE matrix readout circuit AERD has many connection lines occupy larger area than the logic circuit itself;
- OR gate chain: speed is limited with the number of the chain pixels;
- Combine these two solutions: 64 pixels as a group using OR gate chain, groups using AERD structure to readout



Asynchronous mode prototype – front-end I




CCNU

- Signal charge creates negative voltage step ΔV_{PIX_IN} at input node (PIX_IN).
- From OUT_A baseline voltage to point where discriminated output OUT_D flips when $I_{M8} > I_{DB}$.

$$\Delta V_{OUT_A} \approx \frac{C_s \cdot \Delta V_{PIX_IN}}{C_{OUT_A}} = \frac{C_s}{C_{OUT_A}} \cdot \frac{Q_{in}}{C_{PIX_IN}}$$

Simulation results

- ENC: 8 e⁻
- Power cons.: 61 nA/pixel
- Threshold: 140 e⁻
- Peaking time < 1 us
- Pulse duration < 3 μs




Asynchronous mode prototype – front-end II

■ CSA based front-end circuit


Y. ZHANG (IHEP)

■ Signal process chain

- Pixel size: $25 \times 25 \mu\text{m}^2$




* Designed by Ping @ CCNU




Asynchronous mode prototype overview

■ MIC4 chip:

P. YANG et al.
(CCNU)




- $3.2 \times 3.7 \text{ mm}^2$
- 128×64 pixels
- Integration time: $< 5 \mu\text{s}$
- Power consumption: $< 80 \text{ mW/cm}^2$
- Chip periphery
 - Band gap
 - Voltage DAC
 - Current DAC
 - LVDS
 - Custom designed PADs




R&D activities

- CMOS pixel sensor
- **SOI pixel sensor**

SOI pixel sensor R&D activities



Y. LU et al. (IHEP)




■ INTPIX2P5 prototype for the sensor depletion study, 2015

- Fully depleted around 190 V
- Seed/cluster ration decrease with V_{bias}

■ CPV prototypes for CEPC

- CPV1/2, 2015/2016
- Small pixel size, 16 μm pitch
- Focus on Sensing diode + Front end
- Digital pixel (in-pixel hit discrimination)



SOI pixel sensor R&D activities


Y. LU et al. (IHEP)

A comparison of digital pixels

	ASTRAL	ALPIDE	CPV
Process technology	$0.18\ \mu\text{m}$ CMOS		$0.2\ \mu\text{m}$ SOI
Readout strategy	Rolling shutter	asynchronous	Rolling shutter
Readout time	$20\ \mu\text{s}$	$<2\ \mu\text{s}$	
Power	$85\ \text{mW}/\text{cm}^2$	$39\ \text{mW}/\text{cm}^2$	Analog power $<10\ \text{mW}/\text{cm}^2$
Pixel size	$22 \times 33\ \mu\text{m}^2$	$28 \times 28\ \mu\text{m}^2$	$16 \times 16\ \mu\text{m}^2$
Spatial resolution	$\approx 5\ \mu\text{m}$		Expected $< 3\ \mu\text{m}$
Total signal for MIP	$\approx 1200\ e^-$ ($20\ \mu\text{m}$ epi-layer partly depleted)		$\approx 4000\ e^-$ (back thinning to $50\ \mu\text{m}$, fully depleted)

- Unique opportunity to explore very compact pixel circuit
 - 3 times larger MIP signal
 - Possibly smaller cluster size


Ref: Y. Lu, Circular Electron Positron Collider workshop, Wuhan, April 19-21, 2017.




First SOI pixel prototype

Y. LU et al. (IHEP)


- First digital pixel of 16 μ m pitch
- CS voltage amplifier, gain ~ 10
- Inverter as **discriminator**
- Threshold charge injected to sensing node
- Pixel array: 64*32 (digital) + 64*32 (analog)
- Double-SOI process for shielding and radiation enhancement
- Submitted June, 2015



CPV1 digital pixel



Ref: Y. Lu, Circular Electron Positron Collider workshop, Wuhan, April 19-21, 2017.




First SOI pixel prototype


Single pixel test

Y. LU et al. (IHEP)

- Chip circuit function verified on single pixel
 - Voltage gain of amplifier ~ 10
 - Threshold scan
 - Temporal noise $\sim 50e^-$ ($< 20 e^-$ expected)
- Bias voltage not applicable due to a design fault
 - Diode capacitance 3 times larger




Hits registered



Circular Electron Positron Collider Workshop, 2017.4.20, Wuhan


Resolution



Resolution vs Threshold, Simulation by Z. WU

19


Ref: Y. Lu, Circular Electron Positron Collider workshop, Wuhan, April 19-21, 2017.




Second SOI pixel prototype design

Y. LU et al. (IHEP)

- Protection diode added
 - Enable full depletion on sensor
- In-pixel CDS stage inserted
 - improve RTC and FPN noise
 - replace the charge injection threshold
- Submitted June, 2016



Ref: Y. Lu, Circular Electron Positron Collider workshop, Wuhan, April 19-21, 2017.



Summary and outlook

- **Pixel sensor is the core component for VTX**
 - R&D started along the physics driven requirement
 - Running constraints not settle yet
- **CMOS pixel sensors prototypes**
 - Exploratory prototype under test
 - 2nd CPS submission under fabrication, targeting on highly compact digital pixels and fast readout development
- **Two compact SOI pixel sensor prototypes**
 - Fully depletion of SOI verified
 - Circuit function verified on single pixel
 - Evaluation of digital pixel array underway
- **Optimization study of vertex system needed**
- **Possible change of sensor design**
 - Beam related background level
 - Impact of partial-double ring scheme, with time-stamp of microsecond

Thanks for your attention !