Status of digital pixel

Tianya Wu

CEPC MOST2 Chips Meeting

twu@ifae.es

16-05-2019







Barcelona Institute of Science and Technology






The rules violation of Scheme 1 layout

WN.S.5		For Image sensor using Epi process only: Space between two WN's having different potential. DRC will check this rule if EPI flag is invoked in the run set		mi	in 2.8	;
VNN.D.2	Distanc	e from VNN (outside WN) to WN edge	min		1.66	
VNN.N.1	VNN in	side or cross over WN is not allowed (VNN interact WN is not allowed)	•		•	




WN.S.1	WN.S.1 Space between two WN's having the same potential. That is: $1.8V \sim 1.8V$, $3.3V \sim 3.3V$ or $1.8V \sim 3.3V$. Merge if space under this value		0.6
	·		
WN.S.3	Space between two WN's having different potentials. That is: $1.8V\sim1.8V,$ $3.3V\sim3.3V$ or $1.8V\sim3.3V.$	min	1.4

The WN space between the DVDD and AVDD, we use the rule WN.S.1, which minimum space is 0.6 um, our space is 1.12um but not reach to 1.4 um.






The post simulation of 64 pixels



If we use the 2 end buffer, the ripple will be amplified. It will increase the power dissipation



The post simulation of 64 pixels



If we use the 3 end buffer, the buffer will be enabled by the "fastor", then it works fine, but there still exist the high impedance.



Thanks for your attention.