
Concepts and Technologies for Data Acquisition in Particle Physics Experiments


Outline:

- Introduction
- Some historical remarks
- Challenges of modern experiments
- Trigger, data transport and data filtering
- FPGAs and High Speed Data Transport
- Case study: the Belle II Experiment
- Outlook and some final words

Wolfgang Kühn, Universität Giessen



ON THE AUTOMATIC REGISTRATION OF α -PARTICLES, β -PARTICLES AND γ -RAY AND X-RAY PULSES




A device is described which makes it possible for detected particle pulses to make records automatically on chronograph paper, which records can be conveniently and accurately studied at leisure.

Phys. Rev. 13, 272 (1919)

Alois F. Kovarik Sheffield Scientific School Yale University New Haven, Conn. January 25, 1919



Trigger and Data Acquisition




A perfect detector would be able to

- detect charged particles
 - charged leptons, charged hadrons, ...
- detect neutral particles
 - Photons, neutral hadrons, neutrinos
- perform **particle identification**




- precisely measure the energy and/or the momentum of each particle
 - allow to construct **4-vectors** for all particles produced in an interaction
 - do so even at very high interaction rates (> 20 MHz ?)


Typical Particle Physics Detector: Onion Shell Principle



Example: CMS (CERN)



ics with Hadrah Colliders



E710

Process	Cross section (nb)	Production rates (Hz)	
	@ 14 TeV	@ ℒ = 10 ³⁴ cm ⁻² s ⁻¹	
inelastic	10 ⁸	10 ⁹	
$bar{b}$	5×10 ⁵	5×10 ⁶	
$W \to \ell \nu$	15	150	
$Z \to \ell \ell$	2	20	
tī	1	10	
Н	0.05	0.5	

Problem:

• Interesting physics channels have production rates as low as 1 event in 71.0^{9} interactions

Options:

• Store everything and do the selection in the offline analysis

 σ_H

- Find selective triggers allowing to record only interesting physics
- Event filtering in order to effectively suppress events which are not interesting

Options for triggering / event filtering

•Store everything and do the selection in the offline analysis ?

- Limitation: storage capacity and processing resources for offline analysis
 - •LHC: 40 MHz bunch crossing,
 - ATLAS/CMS : 60 TB/s raw data rate !!!

Impossible to store !

- •LHCb: running at lower luminosity
 - possible (but expensive !)


•Find simple, selective triggers allowing to record only interesting physics

• Suitable only for experiments with a very specific focus

•There is no simple Higgs trigger !


- Event filtering in order to effectively suppress events which are not interesting
 - •The most general approach
 - •Can be done by a combination of veto-triggers and more sophisticated online-selection
 - Typically multi-level system, combination of hardware/firmware/software
 - First-level trigger, second level trigger (hardware)
 - High level event filtering software
- 9

Typical Triggered System




Trigger systems in ATLAS/CMS/LHCb

ATLAS







CMS




LHCb




<u>H. Brun, LP 2015</u>



Timelines towards HL-LHC



LHCb Run 3



Triggered vs. Streaming DAQ Systems


Triggered Systems

- Hardware/firmware based first level trigger
 - Example: at least two high pT muons Digitisation happens after trigger signal is received
 - Analog pipelines in Frontend electronics to wait for trigger latency
 - Latency cannot be very large (think: microseconds)
 - Algorithms cannot be very sophisticated
- Hardware/Firmware/software based second level (or high level) trigger
 - Digitised raw date from Frontend electronics need to be stored in buffer memory
 - Latency and complexity of algorithms depends on available buffer space

Streaming Systems

- Data from all sub-systems is permanently digitised
- Since there is no trigger, typically sampling ADCs are used
 - Zero-suppression and feature extraction on the front end
- High-precision time distribution system required to correlate the data fragments from the sub-systems (event building)
- Data concentrators and event building network
- Event filtering by FPGA based systems or on PC/GPU server farms
 - Latency of algorithms determined by buffer space in the various processing stages

Example 1: CMS Global Muon Trigger




• The CMS Global Muon trigger received 16 muon candidates from the three muon systems of CMS

It merged different measurements for the same muon and found the best 4 over-all muon candidates


- Input: ~1000 bits
 @ 40 and 80 MHz
- Output: ~50 bits @ 80MHz
- Processing time: 250 ns
- Pipelined logic one new result every 25 ns
- 10 Xilinx Virtex-II FPGAs
- up to 500 user I/Os per chip
- Up to 25000 LUTs per chip used
- Up to 96 x 18kbit RAM used
- In use in the CMS trigger 2008-2015

FPGA: Field-Programmable Gate Array

- Array of configurable logic blocks (CLB) with configurable interconnects
- Configurable input/output blocks (IOB)
- Configuration is defined using a hardware description language (VHDL or Verilog)
- A development tool interprets the code and creates a bit stream which is loaded into SRAM-cells in the FPGA, creating the designed configuration




Modern FPGAs




FPGAs vs. ASICs

- Application-specific circuits and FPGAs can perform similar functions
 - ASICs are not configurable. If you do not like their features, you have to design an manufacture a new one
 - FPGA designs can be changed very quickly and without cost for new hardware



XILINX Zynq Ultrascale+ Architecture




Case Study


The Belle II Experiment at KEK

Belle II Detector

TDR: arXiv:1011.0352




Belle II Vertex Detector (4 Layers SiStrip + 2 Layers PXD)




The DEPFET Ladder





Central Drift Chamber (CDC)






Silicon Vertex Dector

Silicon Vertex Detector (SVD)

 4 layers of DSSD
 r = 3.8 cm, 8.0 cm, 11.5 cm, 14 cm
 L = 60 cm
 ~ 1 m²


• Pixel Detector (PXD) 2 layers of DEPFET pixels r = 1.4 cm, 2.2 cm L = 12 cm ~ 0.027 m²

Charged Particle Track



Belle II SVD Module







DEPFET Pixel Sensor



- 768x250 DEPFET Pixels
- $50x75 \ \mu m^2$ pixel pitch
- 75 µm thickness



Requires dedicated ASIC development




PXD - Detector - small, fragile and expensive (This is a full-size model)




VXD Online Data Reduction





- Amount of data created by PXD is larger than the data generated by all other subdetectors
- Only reduced PXD data is written to tape
- Use tracks in SVD (and CDC) to find PXD regions of interest


Belle II Data Acquisition System



FPGA based Embedded Systems (Trigger Lab, IHEP)




(a)



xFP Card (Xilinx Virtex 5)




(a)



(b) 35


ATCA Carrier Board and ATCA Shelf




Outlook and Conclusion

Technological Challenges: Example: Data Links

- Radiation hard links for data transport from the frontend electronics
 - Power Consumption is a problem
 - I W per I0 Gb/s
 - For I0 Pb/s: I MW !!



Microprocessor Trends Power wall and memory wall




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Lüberne, O. Shacham, K. Olukotun, L. Hammond, and C. Ballem New plot and data collected for 2010-2015 by K. Rupp

Data Transport: High Speed Serial Links

- Xilinx Virtex Ultrascale+
 - Up to 128 serial links
 - Up to 8.38 Tb/s
 - What to do with so much data ?
 - Store in attached DDR memory for further processing ?

	Туре	Max Performance	Max Transceivers ⁽¹⁾	Peak Bandwidth ⁽²⁾
Virtex UltraScale+	GTY	32.75Gb/s	128	8,384Gb/s
Kintex UltraScale+	GTH/GTY	16.3 / 32.75Gb/s	44/32	3,530Gb/s
Zynq UltraScale+	PS-GTR/GTH/GTY	6.0 / 16.3 / 32.75Gb/s	4/44/28	3,316Gb/s
Virtex UltraScale	GTH/GTY	16.3 / 30.5Gb/s	60/60	5,616Gb/s
Kintex UltraScale	GTH	16.3Gb/s	64	2,086Gb/s

Memory Bandwidth Bottleneck



WP485_01_051217

Figure 1: Relative Memory Bandwidth Requirements

DRAM Memory - FPGA Hybrids




Table 1: Comparison of Key Features for Different Memory Solutions

	DDR4 DIMM	RLDRAM-3	НМС	НВМ
Description	Standard commodity memory used in servers and PCs	Low latency DRAM for packet buffering applications	Hybrid memory cube serial DRAM	High bandwidth memory DRAM integrated into the FPGA package
Bandwidth	21.3GB/s	12.8GB/s	160GB/s	460GB/s
Typical Depth	16GB	2GB	4GB	16GB
Price / GB	\$	\$\$	\$\$\$	\$\$
PCB Req	High	High	Med	None
pJ / Bit	~27	~40	~30	~7
Latency	Medium	Low	High	Med

Some final thoughts ...

- Emerging technologies will make DAQ for next generation hadron collider experiments feasible
- Data storage and data processing resources might be the final bottleneck
 - Possible solutions, however there is a price to pay
 - Decide not to store (all) the detector (raw) date but instead perform high level of feature extraction online and store only the extracted data
 - Track parameters instead of hits in tracking detectors
 - Cluster energy instead of energies of individual modules
 - Ultimately: store only 4-vectors (not very realistic)
 - Decide to run more selective filtering algorithms to cut down raw data rate
 - Dangerous, when looking for New Physics