

Digital pixel verification for testing

Tianya Wu

CEPC MOST2 Chips Meeting

twu@ifae.es

30-12-2019



Institut de Física
d'Altes Energies



EXCELENCIA
SEVERO
OCHOA





Barcelona Institute of
Science and Technology



華中師範大學
CENTRAL CHINA NORMAL UNIVERSITY


OUTLINE

- Simulation of Digital Pulse test
- Simulation of MASK_EN
- Timing of next submission




Simulation Results

For FE-I3 like scheme Dpulse simulation:





For FE-I3 like scheme MASK simulation:



→ The simulation shows that there is something wrong when to mask all the signal.

→ The Pixel82 to Pixel0 will generate a pulse at the input PIN.


→ When the Power supply of the logics is 1.6V, the condition will be worse, it will start from pixel86.



→ The MASK_EN will mask total pixel.

Simulation Results


For ALPIDE scheme Dpulse simulation:



→ The simulation shows that everything is fine with the digital injection pulse and mask the pixels.

→ The bottom figure show

For ALPIDE scheme MASK simulation:





the result of $\frac{3}{4}$ pixels masking, only $\frac{1}{4}$ pixels can be readout.

Timing for data latch

→ From the discussion with Ms Wei, it is not so safe to latch the data at the negative half cycle of READ?

→ The main idea of the schematic is to generate an inverting READ and delay a half cycle with DFF.

→ The ADDR data will be latched with the READLATCH signal.



TimeGen

Thanks for your attention.