# Status of the Silicon Tracker demonstrator

2020 International Workshop on the High Energy Circular Electron Positron Collider Shanghai, 26 October 2020

> Attilio Andreazza Università di Milano and INFN

## For the CEPC Silicon Tracker community

(participating institutes at the end of the talk)





UNIVERSITÀ DEGLI STUDI DI MILANO DIPARTIMENTO DI FISICA

## Silicon Tracker Concept

- [ mm ] Central tracking at CEPC require large area ط<sup>180</sup> silicon tracking systems  $\sigma_{\rm pt}/{\rm pt}$  Silicon wrapper 350 0.005 rack angle 90 deg. IDEA 0.0045 IDEA (baseline TPC 300 IDEA No Si wrapper CLD 0.004 CLD MS only 250 design, IDEA) 0.0035 200 0.003 0.0025 150 0.002 100 0.0015 VTX 0.001 90 degree 0.0005 20 40 60 80 100 pt (GeV) [uu]<sup>2000</sup> - Full silicon layout œ 1500 Size and requirements similar to LHC Trackers 1000 - O(100) m<sup>2</sup> area
  - 25 ns bunch spacing at Z-pole

UNIVERSITÀ DEGLI STUD DI MILANO

 but lower radiation levels and per-event occupancy





## Silicon Tracker Concept

## CEPC Detector R&D Project 2.2 Silicon Tracker Prototype

Document Responsible:	Harald Fox, Meng Wang
Last saved by on	5/11/20 10:31:00 AM
Revision number:	2

- Depleted CMOS Pixel Sensors
- Demonstrate the detector concept using existing sensor ATLASPIX3
  - aggregate sensors in larger area modules
  - assemble the detector in stavelets for system tests (DAQ and services)
- In parallel adapting the sensor technology to CEPC environment
  - see I. Peric's presentation



## ATLASPIX3



- Monolithic CMOS
  - widespread process allows to produce large areas
    fast and cheap
  - no hybridization (bump-bonding) needed
  - single detection layer, can be thinned keeping high signal efficiency and low noise rate
- ATLASPIX3 features
  - pixel size 50  $\times$  150  $\mu m^2$  (or smaller)
  - up to 1.28 Gbps downlink
  - reticle size 20 × 21 mm<sup>2</sup>
  - TSI 180 nm process on 200 Ωcm substrate
  - 132 columns of 372 pixels
  - digital part of the matrix located on periphery
  - both triggerless and triggered readout possible:
    - two End of Column buffers
    - 372 hit buffers for triggerless readout
    - 80 trigger buffers for triggered readout





#### UNIVERSI DEGLI ST DI MILAN

# Laboratory readout systems

## **GE**neric Configuration and COntrol System

- Versatile system for application with different chips
- GECCO board:
  - LPC-FMC connector (160 pins)
    to FPGA readout board (Nexys Video with Xilinx Artix-7)
  - PCle x16 connector (164 pins) to DUT
  - 10 power connection + HV
  - Expensive components (DACs, injection circuit) on reusable board
  - Test points for all pins



- Devices have been distributed at participating institutes:
  - Common production of GECCO system cards
  - ATLASPIX3 chips at production thickness
  - 1<sup>st</sup> virtual hands-on workshop held on October 22<sup>nd</sup> 2020
- More sensors now at OPTIM (F) for thinning to 150  $\mu m$  and dicing

## Module concept



UNIVERSITÀ DEGLI STUD DI MILANO

- shared services among 4 sensors by common power connections and configuration lines
- benefits of in-chip regulators to reduce connections
- avoids complications with stitching
- Two configuration options
  - command decoder (LVDS, default)
  - SPI (backup)
- 4-layer flex hybrid
  - 2 power layers
  - 2 signal layers, impedance-matched lines

PCB received now under verification

U1

U2



#### Status on the silicon tracker demonstrator

ensity: 13.9 A/mm<sup>2</sup>, Current Density

## Module concept

- Adapter card for connection to GECCO system
  - Routing of connections (100 Ω impedance-controlled lines, matched length data-out lines)
  - Option for providing external power connections
- Commercial data pigtail
  - 4 LVDS data-in lines

UNIVERSITÀ DEGLI STUD DI MILANO

- 4 LVDS data-out lines
- 10 SPI configuration lines
- 7 configuration pins
- Custom power pigtail
  - VDD power
  - LVDS and Gate additional biases
  - HV (max. 60 V) line

## **Design completed**







## System considerations

- Complete system consists of ~50k modules
  - aggregation of several modules for data and services distribution is essential
- System design constrained by the innermost layer
  - average rate 10<sup>-4</sup> particles cm<sup>-2</sup> event<sup>-1</sup> at Z peak
  - assuming 2 hits/particle, 96 bits/hit for ATLASPIX3
  - 640 Mbps link/module (assuming local module aggregation) provides ample operational margin
  - modules can be arranged into 10 Gbps fast links: 4k links
  - triggerless readout will fit the data transmission budget but requires off-chip reordering of data
  - triggered readout will be simpler and would also reduce the bandwidth occupancy
- ATLASPIX3 power consumption **150 mW/cm<sup>2</sup>** 
  - − 600 mW/chip  $\rightarrow$  2.4 W/module  $\rightarrow$  total FE power ~100 kW
  - additional power for on detector aggregation and de-randomizations ~2W/link

# **Stavelet layout**



- alternate tile pattern for hermeticity
- aggregation of data/optical conversion at end-of-stave
- use serial powering
- Different options available
  - pipes in Ti, steel, C, microchannel
  - CO<sub>2</sub> or water cooling
  - alternative cooling of supports
- Stavelet demonstrator (12 modules) design under optimization
- Populated by **2nd generation ATLASPIX3 modules** configured for serial powering







- CMOS Pixel Detector are a viable option not only for the vertex region (see this morning session), but also for the large area tracker system.
- While improving the detector prototypes, a **demonstrator effort** is developing based on **ATLASPIX3**:
  - A first module design is available, and components are under preparation
  - DAQ components and devices at production thickness have been distributed to the involved institutes
  - Devices thinned to 150  $\mu$ m will become available soon
  - Preparation ongoing towards a demonstrator stavelet
  - Planning to procure additional wafers to populate  $\geq$  2 stavelets
- Work on **integration** with the other systems is ongoing:
  - Assume data and power aggregation at stavelet: ~4k connections
  - Most efficient readout is triggered
  - Starting optimization of detector design with simulation



# Thanks for your attention!

on behalf of the Silicon Tracker community

## • China

- Institute of High Energy Physics, CAS
- Shangdong University
- Tsinghua University
- University of Science and Technology of China
- Northwestern Polytechnical University
- T.D. Lee Institute Shanghai Jiao Tong University
- Harbin Institute of Technology
- University of South China

### • Italy

- INFN Sezione di Milano, Università di Milano e Università dell'Insubria
- INFN Sezione di Pisa e Università di Pisa
- INFN Sezione di Torino e Università di Torino

- Germany
  - Karlsruhe Institute of Technology
- UK
  - University of Bristol
  - STFC Daresbury Laboratory
  - University of Edinburgh
  - Lancaster University
  - University of Liverpool
  - Queen Mary University of London
  - University of Oxford
  - University of Sheffield
  - University of Warwick







UNIVERSITÀ DEGLI STUDI DI MILANO

DIPARTIMENTO DI FISICA