# CEPC 2020 – Shanghai

# A. R. C. A. D. I. A.

### Advanced Readout CMOS Architecture Depleted Integrated Array


F. Alfonsi, G. Ambrosi, A. Andreazza, E. Bianco, G. Balbi, S. Beolè, M. Caccia, A. Candelori, D. Chiappara, T. Corradino, T. Croci, M. Da Rocha Rolo, G. F. Dalla Betta, A. De Angelis, G. Dellacasa, N. Demaria, L. De Cilladi, B. Di Ruzza, A. Di Salvo, D. Falchieri, M. Favaro, A. Gabrielli, L. Gaioni, S. Garbolino, G. Gebbia, R. Giampaolo,



N. Giangiacomi, P. Giubilato, R. Iuppa, M. Mandurrino, M. Manghisoni, S. Mattiazzo, C. Neubüser, F. Nozzoli, J. Olave, L. Pancheri, D. Passeri, A. Paternò, M. Pezzoli, P. Placidi, L. Ratti, E. Ricci, S. B. Ricciarini, A. Rivetti, H. Roghieh, R. Santoro, A. Scorzoni, L. Servoli, F. Tosello, G. Traversi, C. Vacchi, R. Wheadon, J. Wyss, M. Zarghami, P. Zuccon

# **Overview and goals**

- The ARCADIA project aims to develop a design and fabrication platform for large-area CMOS sensor
- Target applications: space, medical and detectors at lepton colliders.
- Use a proven sensor (SEED) with good radiation tolerance and full depletion.
- Require a designed characterized by a scalable architecture over large area.



#### Medical

- Low power ( $\leq 40 \text{ mW/cm}^2$ )
- Medium rate  $\approx$  10 MHz 100 MHz/cm<sup>2</sup>
- Ultra low material budget (low energy)
- <u>Very large area (≥ 16 cm<sup>2</sup></u>)
- 3-side buttable
- Low to medium rad-tolerance  $\approx 10 \text{ kGy}$

#### Lepton collider

- Low power ( $\leq 40 \text{ mW/cm}^2$ )
- Medium rate  $\approx 10$  MHz 100 MHz / cm<sup>2</sup>
- Very low material budget
- Large area (≥ 6 cm<sup>2</sup>)
- 3-side buttable
- Low to medium rad-tolerance ≈ 10 kGy



#### Space

- <u>Ultra low power (≤ 10 mW/cm<sup>2</sup>)</u>
- Very low rate ≈ kHz/cm<sup>2</sup>
- Low material budget
- Large area (≥ 6 cm<sup>2</sup>)
- 3-side buttable
- Low rad-tolerance  $\approx 1 \text{ kGy}$

# Target specifications


	Min	Max	Note				
Power consumption	5 mW/cm <sup>2</sup>	20 mW/cm <sup>2</sup>					
Pixel pitch	-	25 µm	In demonstrator the largest dictated by CCE				
Matrix area	4 cm <sup>2</sup>	24 cm <sup>2</sup>	1 cm <sup>2</sup> in the first demonstrator				
Hit Rate	10 MHz/cm <sup>2</sup>	100 MHz/cm <sup>2</sup>	Assuming 4 px/hit				
Timing resolution	0 (1 µs)	0 (10 µs)	For first demonstrator				
Radiation hardness	-	5 kGy	Clearance required if > 5 kGy (lepton collider)				

### Main features

- Clock-less matrix (to minimize power dissipation)
- Trigger-less readout
- Binary readout (with pixel masking)
- Easy replicable, identical sections (512 × 32 px each in the demonstrator)
  - Scalable architecture able to cope with 2048 pixel high sections
  - One output link per section (with power-off and bypass for space-mode operations)
- Ultra low power "space" mode, using only one high speed output for all the sections.


# Fully depleted sensor

The ARCADIA design uses a sensor solution (SEED) developed in collaboration with LFoundry to achieve uniform, full depletion over thicknesses of few hundreds microns by virtue of a patterned backside (4 mask process).




# Full depletion achieved on 300 μm thick sensor

The sensor becomes fully depleted, with uniform field below the pixel wells, for voltages above 140 V for a 300  $\mu$ m thick detector. The same happens at lower voltages (60 V) for a thinner version of 100  $\mu$ m thickness. Vbias = 120V



### Sensor radiation hardness


The sensor behaves well respect to ionizing radiation. Initial measurements for TID done using x-rays (Seifert machine) show how the gain (calibrated with <sup>55</sup>Fe source) is only slightly affected up to about 1 kGray (100 kRad). Neutron (reactor) irradiation performed; data being parsed.



#### Gain vs total dose

Noise vs total dose

# Demonstrator production engineering run (September 2020)




Various test structures:

- Smaller matrices
- Sensor design modifications
- Macro-pixels (strips of 25  $\mu m$  and 50  $\mu m)$

### Two main matrices of 512 × 512 pixels, implementing two different front-end topologies (see next slides)

### Matrix demonstrator characteristics


The first prototype embeds two 512 × 512 pixel matrices (different front-ends), divided into 16 identical sections. Each section has a dedicated bias and readout blocks, plus a I/O stage for 320 Mb/s data transmission.



<b>E B</b>	<b>8 B</b>	ŒŒ		•	⊞ ⊞	œ Œ	±.	±.	⊕∦⊕			<b>E</b>	8	ÐÐ	<b>⊞</b> ⊞⊞
<b>E E</b>	æ æ	æ æ	æ 🕀	8	e e	æ æ	æ e	æ æ	± ±	æ æ	æ æ	æ æ	E E	æ æ	Ð
•	æ æ	Ð.Ð	æ	8 8	æ æ	æ æ	æ æ	Ð Ð	Ð.Ð	ÐÐ	æ æ	æ æ	<b></b>	æ, æ	<b>= =</b>
E E	œ œ	œ œ	e e	Ð	E		B B	ф ф	EE	± ±	<b>E</b>	œ E	œ œ	æ æ	<b>B</b>
0 B	œ æ	± Đ			E E	E E	•	•	E E	<b>H H</b>	8.8	0	œ 🖽	±	•
Ð	e e	Ð	Ŧ	<b>H</b> E	æ æ	E E	e e	æ æ	Ð	e e	ÐÐ	Ð	± ±	Ð.	Ð
<b>Ð</b>	æ æ	ÐÐ	<b>.</b>	<b>H E</b>	E E	Ð	EE	÷	E E	Ð Ð	Ð	Ð	æ æ	E E	<b>E</b>
⊕ ⊕	Ð Ð	Ð Ð	æ 🗉		•	ĐĒ	Œ	<b>Ð</b>	⊕ ⊕	æ æ	<b>H H</b>	<b>H H</b>	⊕ ⊕	ĐĐ	<b>E</b>
•	⊕ ⊕	Œ	<b>E</b>	88	⊕ ⊕	e e	<b>E</b>	<b>H</b>	⊕ ⊕	œ œ	<b>E E</b>		•	œ e	E E
<b>Ð</b> 🕀	æ æ	Ð	æ æ	<b>B B</b>	<b>E</b>	Ð	æ E	Ð.	ÐÐ	æ æ	æ æ	æ æ		æ æ	<b>•</b>
•	•	<b>•</b>	8 8	<b>H H</b>	e e	<b>0</b> 0	æ æ	<b>B B</b>	<b>0</b> 0	æ æ	<b>= =</b>	Ð. E	<b></b>	e e	•
<b>H H</b>	±.	œ ⊕	<b>8 B</b>	<b>H H</b>	æ e	E E	⊕ ⊕	œ₽	E E	<b>Ð</b> 🕀	<b>8</b> B	œ. œ	<b>E E</b>	± ±	<b>H</b>
	<b>0</b> 44 0	œ e	œ±œ	œ≡œ	ŒŒ	<b>E</b>	0	œ. D	E	œ⊨œ	⊞⊞	œsœ	EE		•
⊕.⊕	± ±	œ ⊕	⊞₩₽	<b>#</b> #	œ 🖻	œ œ	œ	œ. Đ	⊞⊞	Ð	⊞⊞⊞	œ		œ œ	•
e e	<b>BB</b>	E	æ æ	æ æ	e e	e e	E E	œ e	e e	<b>H H</b>	E E	æ		EE	± ±
e e	æ æ	ÐĐ	Ð	Ð	Ð	E E	Ð	æ æ		e e	Ð	Ð	æ	æ æ	Ð
8 8	<b>⊕</b> ⊕	E E	æ	⊞ ⊞	œ œ	ÐĒ	ŒĒ	Ð Ð	Ð	Ē Ē	± ±	E E	⊞⊞	e e	⊞ ⊞

- Pixel size: 25 μm x 25 μm
- Matrix core 512 x 512, side-buttable.
- Matrix, EoC architecture, data links scalable to 2048 x 2048
- Trigger-less binary data readout, up to 10-100 MHz/cm<sup>2</sup>

# ALPIDE-like and Bulk-Driven front ends




#### ALPIDE-like front-end

Bulk-driven front-end

- Pixel area: 25 x 25 μm<sup>2</sup>
- Diode area: 9 x 9  $\mu$ m<sup>2</sup>
- Analog circuits area: 223 μm<sup>2</sup>

# Architecture: custom modular readout


The first prototype embeds a 512 × 512 pixel matrix, divided into 16 identical sections. Each section has a dedicated bias and readout blocks, plus a I/O stage for 320 Mb/s data transmission.



P. Giubilato – CEPC 2020 – Shanghai 10/14

# Architecture: clusterizing within the matrix


Within a double column the pixels are organized into "cores", to optimize the readout of multiple pixels clusters. The readout is tokenized, with the clock running only on the periphery.



- 2 × 4 pixel Regions, divided into Master (2×2) and Slave (2×2)
- Slaves (w/o readout) choose a Master: its own (top), or the preceding one (bottom)
- Masters propagate 2×4 pixel data packet to periphery, then await the Acknowledge pulse
- Significant reduction of column occupancy and readout clock

# Architecture: outputs

### High-rate mode



The Section Output Unit (SOU) comprises:

- a 320MHz DDR Serializer
- an 8b10b encoder
- an SLVS Transmitter

The SOU keeps constant data flow (by padding).


### Slow-rate (space) mode Section Section Section Section Section -0 -N сл TX TX

### Packets are 40-bits long, with 8/10 encoding

- At 320MHz DDR, SOU sends a packet every 62.5ns
- SOU can read data from the SRUs at 16MHz
- If the SRU FIFO is empty, the SOU sends a synchronization packet

## Architecture: verification and performance simulation

Extensive simulation using database-retrieved and/or monte-carlo simulated clusters reflecting different particle types and sensor thicknesses, with spatial and time distribution defined by application-specific file representing the expected particle flux (in space and time) for that scenario.



### 10 MHz / cm<sup>2</sup> uniform (Poissonian in time)

Final Summary:					
Matched hits:	395008/	395199	(99.952%	of	sent)
Timing displaced hits:	292594/	395199	(74.037%	of	sent)
Deadtime (not injected) hits:	190/	395199	( 0.048%	of	sent)
Ghost hits:	0/	395009	( 0.000%	of	recv)
Duplicate hits:	0/	395009	( 0.000%	of	recv)
Missing hits:	0				

### 100 MHz / cm<sup>2</sup> uniform (Poissonian in time)

Final Summary:								
Matched hits:		393007/	395245	(99.434%	of	sent)		
Timing displaced hits:		287460/	395245	(72.730%	of	sent)		
Deadtime (not injected)	hits:	2229/	395245	( 0.564%	of	sent)		
Ghost hits: Duplicate hits:		0/	393008	( 0.000%	of	recv)		
Duplicate hits:		0/	393008	( 0.000%	of	recv)		
Missing hits:		8						
	P. Giubilato – CEPC 2020 – Shanghai							

# Conclusions

### Sensor

- Proven, patented fully-depleted sensor solution (SEED)
- Thickness available in the 100  $\mu m$  500  $\mu m$  range.
- Radiation tolerant to 5 Gy (500 kRad) TID with minimal degradation, up to 100 Gy with 2× noise.
- Testing with reactor neutrons (MeV range) ongoing.

### Front-end

- Two front-end solutions, ALPIDE-like and Bulk-Driven.
- Similar performances, better timing with Bulk-Driven, but with added jitter and noise
- Decision will come only after prototypes testing.

### Architecture

- Low-power, clock-less matrix targeting  $\leq 20 \text{ mW/cm}^2$  dissipation and 100 MHz/cm<sup>2</sup> hit rate.
- Scalable: up to large area sensor with 2048 pixels/column: 5 cm tall column with 25  $\mu$ m pitch.
- Partial clustering and compression embedded into the readout itself to further save power.
- Low power mode for space applications, with only one active high-speed output.

### Next

- Improved, more efficient architecture to be tested in the second prototype (spring 2021).
- Protection against SEUs (primary protons and ions, secondary fast neutrons) (spring 2021)
- Testing stitching toward the realization of larger-than-reticle sensors (end 2021).

