

Pixel readout technologies and the challenges for the future

M. Garcia-Sciveres Lawrence Berkeley National Lab

International Workshop on the High Energy Circular Electron Positron Collider Shanghai (and virtual) Oct. 26-28, 2020



Silicon Detector Evolution





Pixel Readout Varieties





Classic MAPS readout



Canon DSLR 18MP sensor detail (2012) 8x8 um pixels



- For light- front illuminated
- Very few transistors per pixel sharing active area with sensor
- Very small pixels and very low power
- Slow
- Minimal rate capability
- No timing information



HEP MAPS





Hybrid





LGAD Readout





Challenges





Readout ASIC New Directions

- 65nm CMOS is current workhorse node for readout chips
- More functionality (like precision timing in small pixels) requires even higher logic density
- 28nm CMOS is the next favored node for HEP ASIC design





Main issues with 28nm known from 65nm experience

- Access to technology is requires legal NDA's with vendors that restrict collaboration
- Large design teams are needed to carry out complex designs in scaled CMOS
- Engineers with specialized skills, like UVM digital verifcation, are essential
- Some EDA design tools needed for digital design may have high license costs



Pixel Readout – M. Garcia-Sciveres



LGAD New Directions & Opportunities

- Resistive AC-Coupled Silicon Detectors (arXiv:2007.09528)
- Promise high position and time resolution with low channel count and low assembly cost. Solves problem of making tiny pixels with huge functionality and low power.
- Will require new optimization of readout ASIC
- New opportunity to include Machine Learning in ASIC to learn and apply position calibration ("Application of machine learning algorithms to the position reconstruction of Resistive Silicon Detector" paper in preparation)
- => Even more complex SoS





Propose to achieve 5 μ m position resolution with ~100 μ m pitch pixels instead of 25 μ m pitch. 10X lower channel count => lower power

Radiation only and issue at pp inner layers





- High speed and huge capacity of scaled CMOS allows to generate enormous data rates. >>10Gbps links are feasible
- The problem is not generating the data, but getting it out of the detector
- Many development examples and options.
- My subjective list:
 - On-chip data compression. Lossless \rightarrow lossy (ML)
 - Advanced protocols. 64b/66b NRZ \rightarrow PAM4 \rightarrow ...
 - Silicon photonics, eg. WDM near chip



Conclusions

- Trade-off between monolithic and hybrid driven by functionality and power requirements.
 - Higher hit rate, precision timing, & radiation favor hybrid.
- The amount of intelligence that can be included in a hybrid pixel readout chip is not limited by technology- only by ideas on what else to do and human resources to carry out a complex design.
 - Gave examples of 28nm CMOS aimed at small pixels with precision timing and/or built in machine learning
- Challenges of 28nm CMOS design are known from 65nm experience
 - Even bigger and more expert design team will be needed and technology access is even more difficult
- ASIC radiation tolerance under control for all but future pp inner layer. But requires constant validation and vigilance- there are always surprises with radiation damage.
- A 28nm chip can generate huge data rates- the challenge is getting it off detector



BACKUP



Low Gain Avalanche Devices



- Place an SiPM implant structure on a fully depleted pixel sensor
- Operate below Geiger threshold!
- Boosts rise-time of signals \rightarrow fast timing



LGAD was motivated by LHC pileup

