

Post layout simulation of Digital Pixels of TaiChuPix2

Tianya Wu

CEPC MOST2 Chips Meeting

twu@ifae.es

07-04-2019



華中師範大學
CENTRAL CHINA NORMAL UNIVERSITY

Simulation of power density

(Schematic level/ Matrix:512x1024)

Simulation condition: Both of schemes are based on pull up transistors, without latch part.

Average Power	FEI3 upgrade	ALPIDE upgrade
Initialization phase	161.366uA	211.13uA
Readout phase(max)	271.516uA	353.08uA
Static phase	47.4nA	3.43uA
Average current (every 8.3us)	8.786uA	12.846uA
Power density during readout phase	76.36mW/cm ²	99.303mW/cm ²
Power density average	2.46mW/cm ²	3.61mW/cm ²

Calculation of Power density:

$$\text{Power density(FE-I3)} = 271.516\text{uA} * 1.8\text{V} / (512 \times 25\text{um} \times 50\text{um}) = 76.36\text{mW/cm}^2$$

Simulation of power density

(Post layout / Martrix:64x192)



Simulation condition: Both of schemes are based on pull up transistors, with latch part.

Average Power	FEI3 upgrade	ALPIDE upgrade
Initialization phase	58.53uA	52.73uA
Readout phase(max)	69.19uA	79.38uA
Static phase	120 nA	670 nA
Average current (every 8.3us)	2.262uA	14.21 uA
Power density during readout phase	155.68mW/cm ²	178.60mW/cm ²
Power density average	5.09mW/cm ²	32.06mW/cm ²

Calculation of Power density:

$$\text{Power density(FE-I3)} = 69.19\text{uA} * 1.8\text{V} / (64 \times 25\text{um} \times 50\text{um}) = 155.68\text{mW/cm}^2$$


Post Simulation of FE-I3 like V1



	TT 27°C 1.8V	SS 50°C 1.6V
TDAPmax	5.45ns	9.10ns
TDAPmin	3.93ns	6.55ns
TDFORmax	37.15ns	17.46ns
TDFORmin	3.17ns	5.60ns



Post Simulation of ALPIDE like



	TT 27°C 1.8V	SS 50°C 1.6V
TDA_ALPmax	7.40ns + <u>4.64n</u>	14.21ns+ <u>5.89n</u>
TDA_ALPmin	5.25ns + <u>2.89n</u>	8.01ns+ <u>10.86n</u>
TDVLDmax	7.16ns	12ns
TDVLDmin	6.82ns	10.97ns

RED value is the difference between ADDR<1> and ADDR<0>

Thanks for your attention.