



TaichuPix-1 pixel analog test results

Ying ZHANG


Overview of the testing status



Three chips (test boards #2-#4) have been tested

only one chip (#4) functional to external charge injection (APULSE)

- Using internal Bandgap for biasing DACs. Two of which are lower than the design value
 - VBG2= 0.45 V, VBG3= **0.68 V- 0.96 V** , VBG4=0.47 V
 - Each chip provides different biasing values with same DAC input codes
- Using external APULSE to inject voltage steps (charges)
- Analog output (OUT_A) performance measured through analog readout buffers for the 23 monitored pixels for chip #4



Block diagram of a pixel.



- VBG=0.47 V (stable, no oscillation observed)
- Output range of CDACs (current DACs) much lower than design
 - > ITHR can NOT reach the desired value for pixel

max. = 0.58 nA, nominal 4.5 nA, but should be **enough for pixel work functionally** IHTR max. is 4 times lower than Chip#2


- > IBIAS max.= 255 nA (nominal value = 440 nA, designed range $0 \sim 7.5 \mu$ A)
- Output range of VDACs (voltage DACs) of around half of the design
 - Satisfy the required voltage bias
- Different output with same input code for DACs, especially CDACs
- Analog front-end has response to the injection APULSE


Bias	IBIAS	ITHR	IDB	VCLIP	VCASP	VCASN	VCASN2	VRESET
Design value	440 nA	4.5 nA	1 µA	0/0.2 V	0.6 V	0.55 V	0.5 V	1.4 V
Config. value		0.58 nA- 0.70 nA*	0.54- 0.56 μA	0.18 V	0.55 V	0.53 V	0.53 V	1.7 V

* CDAC output different values with same input codes, which will affect the threshold and noise of FE




VPWELL= 0 V, pulsing with VHIGH = 1.2 V, VLOW = 0.3 V- 1.1 V





OUTA@VLOW=0.3V





Measured different pixels


Pixel selected	Min-DeltaV [mV]	ENC*	Vth [mV]	Sector
Pix0 of Col<2>	20	5 e-	130	1
Pix0 of Col<6>	20	5 e-	130	1
Pix0 of Col<10>	20	5 e-	130	1
Pix0 of Col<14>	20	5 e-	130	1
Pix0 of Col<18>	20	5 e-	130	1
Pix0 of Col<22>	20	5 e-	130	1
Pix0 of Col<2>	20	5 e-	130	2
Pix0 of Col<6>	20	5 e-	130	2
Pix0 of Col<10>	20	5 e-	130	2
Pix0 of Col<14>	20	5 e-	130	2
Pix0 of Col<18>	20	5 e-	130	2
Pix0 of Col<22>	20	5 e-	130	2
Pix127 of Col<2>	20	5 e-	130	3
Pix127 of Col<6>	20	5 e-	130	3
Pix127 of Col<10>	20	5 e-	130	3
Pix127 of Col<14>	20	5 e-	130	3
Pix127 of Col<18>	20	5 e-	130	3
Pix127 of Col<22>	20	5 e-	130	3
Pix127 of Col<2>	20	5 e-	130	4
Pix127 of Col<6>	20	5 e-	130	4
Pix127 of Col<10>	20	5 e-	130	4
Pix127 of Col<14>	20	5 e-	130	4
Pix127 of Col<18>	20	5 e-	130	4

*Simulated voltage to charge factor 0.7 mV/e-


27 April. 2020, Design meeting of MOST2

Effect of VCLIP

> Lower VCLIP results in lower pulse duration, consistent with design



OUTA@VCLIP=0.18 V



OUTA@VCLIP=0.06 V





Effect of IDB, unexpected performance

		(i) +	(4		25	R								1		1			E.	20 20		4 4	24 25		0	UTA	\@	1.1\	√in	wit	th II	DB		2	: 4) (4
		-1	- i	+			+	(·······			+	-1	-	<u> </u>			++		<u> </u>	- 		<mark>⊷</mark>	-i - j -							+			••••••
C2	22	<i>3</i> 1			8	23	Ţ.	42			1 11	8		Ţ.,	4			8	8	1. 12 12		4	a a		6 8 5 99	a 51 7			1 2		a a 	а 9 	a			
	21	Ŧ	4		~	12	40	4		1		24		/	~				22	40 43		-	14 14 		OU	TA@	Ð1.	.1Vi	n w	/ith	out	IDE	B	\$1 \$: 2 /	
		-+	- i	+			-+	+		· · · · ·					-	<u>.</u>		+		++		i - ii										,	+			,
C2	2	4			8	53	Ţ.	12		i - i	1	8		Ţ.	4	4		8.	13	1. I.			a a		n 13	a 51		a 8	1. I.		a a	4	3	1. I		-
Mea valu mea min max sde num stat	un V N US	5			1		9 877 8 9 40	0ase(46.3 .379 41.2 90.3 .491 7.812e	mV mV mV mV mV			1	1.2 319 957 1.3 20.34	(C1) 85 V 38 V 7 mV 42 V 4 mV 2e+3 ✔			7 65. -1.1 2.8 13.0	av(C2.0 78.275 14781 62572 48125 62666 7.545e	ns ns µs µs ns		4 308 2. 4.4 79	L:width(C1) 467.025 ns 8.56961 ns 225.112 ns 410583 µs 9.10132 ns 78.111e+3 ;R.		1	5:max(C 1.217 1.21029 5 r 1.231 69.49 r 7.852e	7 V 9 V mV 1 V mV		P6:amp 338.6 440.998 32.7 486.6 59.130 77.812	6 mV 8 mV 7 mV 6 mV 0 mV			P7:-			P	8:




Response to different injected inputs

 Delay of analog output increases with input signal decreasing. The trend is consistent with design, but much slower than design @IBIAS = 440 nA (IBIAS=280 nA in the measurements)


DeltaVin[V]	OUTA_dc (V)	OUTA_max (V)	Vsig (V)	Ddelay (ns)	WidthO UTA (ns)
1.3	0.836	1.337	0.501	59	234
1.1	0.836	1.332	0.496	63	233
0.9	0.842	1.327	0.485	71	232
0.7	0.865	1.319	0.454	86	228
0.5	0.872	1.313	0.441	117	222
0.3	0.884	1.308	0.424	190	215
0.25	0.884	1.306	0.422	217	214
0.2	0.859	1.302	0.443	247	214
0.15	0.859	1.300	0.441	279	212
0.13	0.855	1.300	0.445	290	213



Response to injected input at different VPWELL with same biasing



VPWELL=0.026 V



VPWELL=1.506 V



VPWELL=0.484 V

VPWELL=1.998 V


Front-end can work with negative VPWELL, but DACs need to be reconfigured to provide right biasing




- VBG=0.45 V (stable, no oscillation observed)
- Output range of CDACs (current DACs) ~10 times lower than design
 - > ITHR can NOT reach the desired value for pixel
 - max. = 2.4 nA, nominal 4.5 nA, but should be **enough for pixel work functionally**
 - Monitored ITHR is 400 times of the ITHR for pixel (2.4 nA = measured value/400)
- Output range of VDACs (voltage DACs) of around half of the design
 - Satisfy the required voltage bias
- Different output with same input code for DACs, especially CDACs
- Analog front-end has NO response to the injection APULSE, with many sets of bias configurations and with covered chip
- Chip #2 responses to light

Chip #2 responses to light


- > Periodic signal observed when the chip is not fully covered
- Analog responses have different frequencies depending on the sensor bias voltage (VRESET)




OUTA@VRESET=0.5 V




OUTA@VRESET=1.0 V



OUTA@VRESET=0.8 V



OUTA@VRESET=1.1 V



OUTA@VRESET=0.9 V

Frequency of OUTA decreases with VRESET increasing VRESET and light-induced current affect the input voltage of front-end, and thus the working condition

