

A short introduction to IPbus

董胜

s.dong@mails.ccnu.edu.cn

2020/7/13

IPbus: a flexible Ethernet-based control system

The IPbus suite of software and firmware implement a reliable high-performance control link for particle physics electronics, based on the IPbus protocol.

- **IPbus firmware** - A module that implements the IPbus protocol within end-user hardware.
- **ControlHub** - A software application that mediates simultaneous hardware access from multiple uHAL clients, and implements the IPbus reliability mechanism over UDP.
- **uHAL** - The Hardware Access Library (HAL) providing an end-user C++/Python API for IPbus reads, writes and RMW (read-modify-write) transactions.





Figure 1. Example topologies of IPbus control systems involving μ TCA hardware, from small to large scale.

- References:
 1. C. Ghabrous Larrea, K. Harder, D. Newbold, D. Sankey, A. Rose, A. Thea and T. Williams, "IPbus: a flexible Ethernet-based control system for xTCA hardware", JINST 10 (2015) no.02, C02019. DOI: [10.1088/1748-0221/10/02/C02019](https://doi.org/10.1088/1748-0221/10/02/C02019)
 2. <https://ipbus.web.cern.ch/ipbus/introduction/>

Firmware




Firmware Structure


Signal	Direction	Width	Description
<code>ipb_addr</code>	Master to slave	32	Bus address
<code>ipb_wdata</code>	Master to slave	32	Data to be written to slave
<code>ipb_write</code>	Master to slave	1	Asserted for a write cycle, deasserted for read cycle
<code>ipb_strobe</code>	Master to slave	1	Qualifies address and data; assertion marks start of cycle
<code>ipb_rdata</code>	Slave to master	32	Data read from slave
<code>ipb_ack</code>	Slave to master	1	Acknowledge flag; assertion marks end of cycle
<code>ipb_err</code>	Slave to master	1	Bus error flag; assertion marks end of cycle

On-Chip Bus signals

Example timing diagrams



Example 1: Write transaction, then read transaction



Example 2: RMW transaction, then 2 read transactions

Slaves

>> The IPbus firmware repository, contains a library of generic slaves that have been used in a wide range of designs.

Registers

<code>ipbus_ctrlreg_v</code>	Bank of control / status registers of parameterized size (bus has only read access to 'status' registers)
<code>ipbus_reg_v</code>	Bank of registers of parameterized size (bus has read & write access to all of them)
<code>ipbus_roreg_v</code>	Block of read-only registers (i.e. values specified at build time, e.g. for version numbers)
<code>ipbus_syncreg_v</code>	Bank of control / status registers with clock-domain crossing

Counters

<code>ipbus_ctrs_ported</code>	Block of counters, accessed like ported RAM
<code>ipbus_ctrs_samp</code>	Interface to block of externally-provided counters (values of all counters sampled on same clock cycle)
<code>ipbus_ctrs_v</code>	Block of counters

Slaves

RAMs

The depth of each RAM slave is parameterised through the generic `ADDR_WIDTH`. The 'ported' RAM slaves have zero wait states; all other RAM slaves have one wait state.

<code>ipbus_dpram</code>	32b (or less) wide dual-port memory with IPbus access on one side
<code>ipbus_dpram36</code>	36b wide dual-port memory with IPbus access on one side
<code>ipbus_ported_dpram</code>	32b (or less) wide dual-port memory with IPbus access on one side
<code>ipbus_ported_dpram36</code>	36b wide dual-port memory with IPbus access on one side
<code>ipbus_ported_dpram72</code>	72b wide dual-port memory with IPbus access on one side
<code>ipbus_ported_sdpram72</code>	72b wide single-port memory with IPbus access on one side
<code>ipbus_sdpram72</code>	72b wide single-port memory with IPbus access on one side


Miscellaneous

<code>ipbus_ctr</code>	Bus cycle counter (for debugging)
<code>ipbus_drp_bridge</code>	Interface to Xilinx DRP slave (for access to MGT, MAC, etc)
<code>ipbus_emac_hostbus</code>	
<code>ipbus_freq_ctr</code>	Generic clock frequency monitor
<code>uc_pipe_interface</code>	

We have also developed IPbus slaves that provide an interface to the Opencores SPI and I2C master cores - these can be found at:

- `components/opencores_spi/firmware/hdl/ipbus_spi.vhd`
- `components/opencores_i2c/firmware/hdl/ipbus_i2c_master.vhd`

Firmware structure – Based on IPbus



Software design using uHAL

- C++/Python API
- Address table(.xml file)



```
1 <?xml version="1.0" encoding="ISO-8859-1"?>
2
3 <node>
4   <node id="csr" address="0x0" description="ctrl/stat register" fwinfo="endpoint;width=1">
5     <node id="ctrl" address="0x0">
6       <node id="rst" mask="0x1"/>
7       <node id="nuke" mask="0x2"/>
8       <node id="led" mask="0x4"/>
9     </node>
10    <node id="stat" address="0x1"/>
11  </node>
12  <node id="reg" address="0x2" description="read-write register" fwinfo="endpoint;width=0"/>
13  <node id="ram" address="0x1000" mode="block" size="0x400" description="1kword RAM" fwinfo="e
14  <node id="pram" address="0x2000" description="1kword peephole RAM" fwinfo="endpoint;width=1"
15    <node id="addr" address="0x0"/>
16    <node id="data" mode="port" size="0x400" address="0x1"/>
17  </node>
18 </node>
```

```
1 !/usr/bin/env python
2
3 #####
4
5 import sys
6 import uhal
7
8 #####
9
10 if __name__ == '__main__':
11
12     if len(sys.argv) < 3:
13         print "Please specify the device IP address" \
14               " and the top-level address table file to use"
15         sys.exit(1)
16
17     device_ip = sys.argv[1]
18     device_uri = "ipbusudp-2.0://" + device_ip + ":50001"
19     address_table_name = sys.argv[2]
20     address_table_uri = "file://" + address_table_name
21
22     uhal.setLogLevelTo(uhal.LogLevel.WARNING)
23     hw = uhal.getDevice("dummy", device_uri, address_table_uri)
24
25     reg_name_base = "sysmon."
26     regs = ["temp",
27            "vccint",
28            "vccaux",
29            "vrefp",
30            "vrefn",
31            "vccbram"]
32     max_len = max([len(i) for i in regs])
33
34     print "IPBus SysMon/XADC demo:"
35     for reg_name_spec in regs:
36         reg_name = reg_name_base + reg_name_spec
37         node = hw.getNode(reg_name)
38         val_raw = node.read()
39         hw.dispatch()
40
41     # NOTE: Yes, flexible but ugly.
42     val = val_raw.value()
43     tags = hw.getNode(reg_name).getTags()
44     magic = tags.split(";")[0]
45     unit = tags.split(";")[1]
46     exec(magic)
47     msg_base = " {1:{0:d}s}: {2:5.2f} {3:s}"
48     print msg_base.format(max_len, reg_name_spec, conversion, unit)
49
50 #####
```