The DAQ Status of JadePix3

Sheng Dong

College of Physical Science and Technology Central China Normal University

September 14, 2020 JadePix3 Weekly Meeting

Outline

- DAQ Status
 - Firmware
 - Software

Outline

- DAQ Status
 - Firmware
 - Software

The Status of Firmware

Checked logic:

- DAC70004 ILA timing
 - SYNC signal logic fixed
 - BUSY signal set high as active, and it's monitored by IPbus.
 (DAC status is checked before sending next command).
- JadePix3 SPI ILA timing
 - Data sequence was wrong, this bug has been fixed.
 - MOSI is not clean: around the active spi data, there are some useless data exists, and the SCLK is low. This bug has been fixed.
 - Not tested MISO yet.

Unchecked logic:

- Jadepix3 configuration ILA timing
- Jadepix3 rolling shutter mode ILA timing
- Jadepix3 Global shutter mode ILA timing



Outline

- DAQ Status
 - Firmware
 - Software

Software Status

 Structure and logic are optimized. See more details in code repository.

Summary and Outlook

Summary:

Finished FW and SW of chip control logic, and they are under testing via vivado ILA.

Outlook

Discussion on data readout logic...