



Backend electronics function emulation and realization of iRPC

Zhen-An LIU/Jingzhou Zhao/Hanjun KOU*

/Jianing Song/Jia Tao/Qingfeng Hou

Institute of High Energy Physics, CAS

The 6th China LHC Physics Workshop (CLHCP2020)

Nov. 7 2020




Outline



- Introduction to iRPC backend electronics system
- IRPC data source simulation
- FEE function emulation
- BEE design and implementation
- Summary


Phase 2 RPC Upgrade Project Overview

- RE3.1/4.1 (iRPC + FEBs)
- New Link System for present RPC
- New RPC Backend Electronics (3.1/4.1, RPC, TDAQ)



Tasks for iRPC Backend Electronics


- Fast and Slow Control for FEE via TCDS and MCH by GBT link
- Data via GBT link
- Monitoring to central DAQ via MCH/DTH
- Primary trigger algorithm



iRPC Backend electronics system

- System design proposal :

- μTCA compliant BEB,
 - core board
- a μTCA crate,
- an AMC13 card,
 - system clock and fast control
- a μTCA Carrier Hub(MCH),
 - manage the whole system
- a sever PC.
 - slow control and DAQ




- System emulation :


- iRPC data source simulation
- FEE function emulation
- BEB design and trigger algorithm implementation

IRPC FEE-BEE emulation system

- Data path




- Slow control






IRPC data source simulation

- iRPC data source generation
 - Parameters setting
 - RE3/1 iRPC Chamber and strips
 - For one RE3/1 chamber, $R_{in}=153\text{cm}$, $R_{out}=319\text{cm}$, $\text{Area}=1.32\text{m}^2$, covers 20° contains 96 strips, read out by 2 links.
 - For one strip, $\text{length}=166\text{cm}$, pitch about 0.60cm at low radius (1.23cm at high radius) connect with a return line (kept as 244cm) within PCB



IRPC data source simulation

- Data generation
 - Random hit point(r, ϕ) in a chamber
 - r : generates the hit point along strip.
 - ϕ : generates the strip number.
 - Smear of ϕ direction :
 - Generates a consecutive set of strips as a cluster.
 - Cluster size randomization :
 - 1-8,mean is 2.35
 - reference : Shchablo Konstantin¹ on behalf of the CMS Muon group, Front-End electronics for CMS iRPC detectors (RPC2020, Roma)
 - Number of clusters :
 - 1(75% probability),2(25% probability, keep the cluster size as 1)



FEE function emulation

- FEE software algorithm

- Hit position

- r is calculated by the time difference of signals from both ends.


- Data format

Edge	Asic	Channel	Coarse		Fine
			Preserved	Time	
1	2	5	12	4	8

- Edge: Rising/Falling edge of the signal
 - Asic: Totally 3 TDCs on FEB
 - Channel: 32 channels for each TDC
 - Coarse: Coarse time, combine BCN(Preserved)and t1, t2
 - Fine: Fine time, responsible to the precision, 2.5ns/256≈10ps

- Digitization

- For each fired strip, there are always 2 constraint 32-bits data constructed.
 - Channel-HR Rising Edge + Channel-LR Rising Edge




- Algorithm:

- Mean cluster size : 2.35
 - 2*32-bit data needed for 1-strip information
 - 1 GBT frames to cover 1 strip



FEE function emulation

- FEE firmware algorithm



BEB Hardware design


- BackEnd Electronics Board
 - full-height double-width μTCA standard BEB
 - 36 links input/output, a total bandwidth of 400 Gb/s per board
- XC7VX690T-2(Virtex-7)
 - Core FPGA, data processing
- XC7K70T-2 (Kintex-7)
 - Ctrl FPGA, system controlling and clock management
- AT32UC3A1512(Atmel)
 - Intelligent controller that manages the module and is interfaced to the Carrier
- RJ45
 - Clock fan out



BEE firmware algorithm


- Key point of the algorithm

- Use pipeline method
- data decompression
- clusters whose size is beyond 4 are rejected
- Maximum number of clusters allowed is 2
- A fake L1A is generated based on angle conversion results and then feedback to DAQ module
- DAQ module packs and uploads the original data and angle value based on L1A arriving time after latency adjustment.




BEE firmware algorithm

- Data Demux



- Cluster Finding



Angle Convert



BEE firmware algorithm


- **BEE-DAQ algorithm**

- Trigger generate: use OR logic based on valid angle information from links.
- Fake L1A signal is generated and then feedback to DAQ module after algorithm processing.
- When L1A arrives, DAQ module packs and uploads time-relevant data after latency adjustment



BEE-DAQ data format

- Current CPPF system DAQ data format:




- Used as a reference for iRPC BEE DAQ currently.
- Some parts need to be adjusted based on iRPC DAQ requirements.
- Some fields such as “OrbNum” was unused in lab test at present.

	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0	
	63	62	61	60	59	58	57	56	
MP7 header0	Reserv ed	nAMC	L1AID			bctr		Event length	
MP7 header1	Reserved			EvtP		OrbNum		BoardID	
MP7 header2	ALGO_REV				Reserved	FW REV			
Trailer	CRC_32				L1AID	0x00		Event Length	

BEE-DAQ data format

- Current iRPC BEE DAQ data format:




- Use different identifiers as Header0 and trailer.
- Pack angle value and original data by link number for events generated in the same BX.
- Not as complete as the CPPF data format for the time being, still working on it!

	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0
	63	62	61	60	59	58	57	56
Header0	x"DEADBEEFBEEFDEAD"							
Header1	Trigger Number				Reserved(x"FFAA")		Event Length	
link Header	LinkID			Trigger Number				link Length
link Angle_value	cluster_1 angle_value				cluster_2 angle_value			
link Data	data1 rising_edge				data1 falling_edge			
	data2 rising_edge				data2 falling_edge			
			
	data_n rising_edge				data_n falling_edge			
Trailer	x"BEEFDEADDEADBEEF"							


FEE-BEE test system

- test system setup



BEE firmware test result

- DAQ example :




- Take the first one L1A as example, software simulation data is as below:


	iRPC2E_fee_simdata_link1.dat	L_iRPC_2E_onlystrip_simdata.dat	iRPC2E_fee_simdata_link2.dat	R_iRPC_2E_onlystrip_simdata.dat
9494	5500000055000000			
9495	d60000bd560004bd	d60000bd560004bd		
9496	d700026157006161	d700026157006161		
9497	d80000bd580004bd	d80000bd580004bd		
9498	d900026159006161	d900026159006161		
9499	5a0000005a000000	center strip:44 angle:1c5 R:9468 0x24fc		
9500	5b0000005b000000			
9501	5c0000005c000000	587		

- DAQ data frame after packing:

- Header0: identifier x"deadbeefbeefdead"



- Header1: trigger_number(32b, x"00000001") + reserve(16b, x"ffff") + event_length(16b, x"0011")



- Link1 Frame:

- link1_header: link1_ID (x"FFAA00") + trigger_number(32b, x"00000001") + link1_length(8b, x"06")



BEE firmware test result

- Link1 Frame
 - **link1 angle_value:** cluster1_anglevalue(32b) + cluster2_anglevalue(32b) :
 - $\text{cluster1_anglevalue}(32b) = R_{\text{value}}(16b, \text{x"}24fc") + \phi_{\text{value}}(16b, \text{x"}01c5")$,
 - *only one cluster in this example, so cluster2 angle_value is zero.*



- **link1 data:** 4 simulator hit data in this simulation, one hit data is include 32b rising edge and 32b falling edge.



- **Link2 Frame:**
 - **link2_header:** link2_ID (x"FFAA01") + trigger_number(32b, x"00000001") + link1_length(8b, x"08")



- **link2 angle_value:** cluster1_anglevalue(32b) + cluster2_anglevalue(32b) :
 - $\text{cluster1_anglevalue}(32b) = R_{\text{value}}(16b, \text{x"}8000") + \phi_{\text{value}}(16b, \text{x"}03ae")$,
 - *only one cluster in this example, so cluster2 angle_value is zero.*



BEE firmware test result

- Link2 Frame:
 - **link2 data:** 6 *64bit data in this simulation, one hit data includes 32b rising edge and 32b falling edge.

- **Trailer:** identifier x"beefdeaddeadbeef"




Summary



- FEE function emulation goes well
 - BEE firmware development goes well
 - FEE-BEE demo system v1 works well
 - FEE-BEE demo system v2 firmware algorithm is under development
 - Further discussion with FEE group
 - Joint test with iRPC FEE at CERN is expected
-
- Thanks for listening!

Backup

- GBT transmission: 4.8Gb/s (40Mhz@120bit)
 - 80-bit data region fully customized by user
 - the first 16 bits are used for TTC dispatch
 - the remaining 64 bits defined for carrying the detector data
 - 1 GBT frames to cover 1 strip raw data(64bit)
 - So GBT detector data bandwidth :2.56 Gb/s (40Mhz@64bit)



Backup - iRPC bandwidth calculation

- Rate reference : CMS-TDR-016 p30 and p165
- Average bandwidth per fiber of iRPC
 - $N \text{ bit/s} = \text{data of one strip} * \text{mean cluster size} * \text{surface of half chamber} * \text{average rate}$
 - $N \text{ bit/s} = 64 \text{ bit}_{\text{data}} * 2.35 \text{ cluster size} * 6600 \text{ cm}^2_{\text{surface}} * 1500 \text{ Hz/cm}^2_{\text{average rate}} = 1.49 \text{ Gb/s}$
- Maximum bandwidth per fiber of iRPC
 - $N \text{ bit/s} = \text{data of one strip} * \text{mean cluster size} * \text{surface of half chamber} * \text{maximum rate}$
 - $N \text{ bit/s} = 64 \text{ bit}_{\text{data}} * 2.35 \text{ cluster size} * 6600 \text{ cm}^2_{\text{surface}} * 2000 \text{ Hz/cm}^2_{\text{maximum rate}} = 1.99 \text{ Gb/s}$
- Raw data readout of half chamber should be possible with a standard GBT link (4.8 Gb/s).

