Digital Pixel Measurement of TaichuPix1

Tianya Wu **CEPC MOST2 Meeting** twu@ifae.es 28-09-2020









CENTRAL CHINA NORMAL UNIVERSITY



Testing results of SPI readout

♦40MHz chip system CLK, 10MHz SPI speed, with digital pulse injection.
→MASK_EN="1", spi_write('00110','0000000');MASK_EN="0",spi_write('00110','0111111');





- Setup the LVDS output to 160MHz bit rates, which PLL_TMOD =0 for trigger mode, DSEL =0 for periphery readout and NSEL =1 for 160M bps.
- Set the chip to default mode with TEST=00;
- Setup periphery with Triggerless mode, which TRIGN=1,CPRN=1,SMOD=0.
- Inject the digital pulse to all of the pixels.
- Create a 8K depth FIFO from ZC706 to be a buffer for data storage.
- Remove the repeat data with the SoC.
 - → There are around 300 500 valid data inside of the 8000 data. (It should be more or this is the limit of periphery?)
 - \rightarrow I repeat the experiment as the SPI method, but with more data.
 - → Without the frame header, I could only analyze the data by hand, may be I should improve my firmware to make the data readable.



PLL & Serializer preliminary test results

Here is the preliminary results with digital pulse injection in 4 different masking mode.





- I received a lot of data which double column was exceeding to 95, such as Col126 or Col127? But I removed the first bit to force it below 95.
- When do the masking to all the pixels, there still exist some data from row31 and row63. It will need a filter to remove the invalid data among them.

- \rightarrow Then we are supposed to do more test on the pixel masking ensure there is no data loss of my system.
- → After that, we will test the chip together with analog front end.
- \rightarrow Then start to test TaichuPix2.



Thanks for your attention.