




HERD – BETA ASIC status

A.Comerma, D. Gascon, S. Gomez, A. Iraola,
R. Manera, J. Mauricio, A. Sanmukh

ICCUB – Universitat de Barcelona

***HERD 9th international
workshop
23 February 2021***

HERD - β Architecture Block Diagram




Fig 1: HERD- β Architecture initial block diagram

HERD- β Architecture Specifications:

- ✓ Channels: 64 or 128
- ✓ Input rate : 1 KHz max
- ✓ Power Budget : < 0.4 mW/ch
- ✓ SNR* for calibration : > 10
- ✓ Slow Digital Control : I2C
- ✓ Dynamic Range : 676 MIP
- ✓ SiPM Firing cells : 3800
- ✓ Radiation Hardness : 80 Gray

*SNR : is defined as the signal of 1 firing cell divided by the total integrated noise

HERD - β Architecture Block Diagram





Fig 2: HERD- β Architecture time response simulation

HERD - β Architecture Block Diagram



Classical voltage mode readout approach:

- ❑ **Best noise performance**
- ❑ **Best with short signals**
 - Long tails: pile-up!
 - **Need to discharge C_f**
- ❑ **Best with small capacitance**
 - $BW = C_f / C_{det} * GBW$, with $C_f \ll C_{det}$ typically...

Fig : HERD- β Architecture initial block diagram

❑ Preamplifier Block

- ❖ AC coupled with a pair of adjustable High gain(HG) & Low gain(LG) capacitive feedback amplifiers

❑ Slow Shaper Block

- ❖ A noise shaping section for noise filtering composed of 1st order passive low pass filter and 2nd order active low pass filter .


❑ Peak Detector/ Sample Hold

- ❖ To sample the shaper output peak signal for digital data acquisition.

❑ Two threshold discriminator for TRIGGER & path selection


❑ A DAC is added at the input of the preamplifier to allow fine adjustments of the bias voltage of the detector.

Shaping time - Transient Response



- ❑ Butterworth filters provides a roll off of -20 dB/decade/order
- ❑ Total 16 shaping times (from ~ 150 ns to ~ 1.5 μ s) are available for these slow shapers

Dynamic Range HG-LG(1 to 3800 eventN)



- SiPM EventN from 1-300 in HG configuration depending on the gain selection of High gain preamplifier
- SiPM EventN from 50-3750 in LG configuration depending on the gain selection of High gain preamplifier


Analog Specification Summary

No.	Parameters		Specification	
1	Power / Channel		686 μW + Common Bias Block + Digital Block	
2	SNR(1 pe)		13.3(RMS intg. Noise) & 15.5 (Transient Noise)	
3	Preamplifier Variable Gain	High Gain	2 to 18	16 configuration (4 bit control)
		Low Gain	0.1 to 1.1	
4	Shaping time(τ)		150 ns to 1.5 μ s	
6	Dynamic Range (35.15 fC to 132 pC)		1 to 300 (High Gain) (LSB = 0.097 pe)	
	(A total Dynamic range from 4000 pe to 0.1 pe)		200 to 3800 (Low Gain) (LSB = 1.85 pe)	
7	Rate of Operation (Recovery rate from peak value within 1mV DC base line)		10 kHz	Nominal ($R_f = 10 \text{ M}\Omega$)
			100 kHz	Bipolar Shaper ($R_f = 1 \text{ M}\Omega$)+ Gated Restorer
8	Linearity Error	High Gain	< 0.8%	
		Low Gain	< 1.1%	200- 2000 cells (pe)
			~ 1.2% to 3%	2000 – 3800 cells (pe)


ADC and interfaces

- Wilkinson ADC

- $< 50 \text{ uW/ch}$




- Interfaces




Readout sequence

- Default mode:
 - “Frame Sync” rise from detector trigger




Floorplan

HERD 16 ch proto
2x3 mm²



HERD 64 ch final
5x3 mm²



- Full functionality and final readout
- To be submitted in April

Backup Slides

Block Diagram – DAC controlled SiPM bias Voltage

Due to the gain sensitivity of silicon photomultipliers to temperature and bias voltage variations

- ❑ A DAC has been added at the preamplifier input to tune the input DC voltage in order to adjust individually the SiPM high voltage (V_{anode})




Fig 3: Block diagram of DAC controlled SiPM bias Voltage

- R_{IN} : The input impedance of the front-end amplifier
- C_{Load} : Decoupling capacitance
- R_{dac} : The DAC resistor value and this value needs to be sufficiently higher to avoid any current entering the DAC part.