





上海交通大学
SHANGHAI JIAO TONG UNIVERSITY

ΩMEGA
Microelectronics



Progress of the CEPC SDHCAL

Qiu-Ping Shen



On behalf of CEPC Calorimeter Group
Joint Workshop of the CEPC Physics, Software
and New Detector Concept
Yangzhou, 4/15/2021

饮水思源 · 爱国荣校



Outline

- ① Why highly granularity calorimeter needed?
- ① Introduction of SDHCAL technological prototype
- ① Glass RPC production and cosmic ray test
- ① Progress of SDHCAL based on RWELL
- ① Timing electronics design of 5D T-SDHCAL
- ① Summary and future plan




Outline

- ① Why highly granularity calorimeter needed?
- ② Introduction of SDHCAL technological prototype
- ③ Glass RPC production and cosmic ray test
- ④ Progress of SDHCAL based on RWELL
- ⑤ 5D T-SDHCAL with timing electronics design
- ⑥ Summary and future plan





Why high granularity calorimeter?

- ~70% of Higgs directly decay to a pair of Jets
- ~20% of Higgs indirectly decay to jets
- ~70% of heavy boson (W, Z) decay to hadronic final states
- CEPC as a “Higgs Factory” => **Jet Energy Resolution is important.**





Higgs Decay Final States






Particle Flow Algorithm(PFA)



- ① The energy of a hadronic jet:
 - ~65% charged hadrons (mostly pions)
 - ~25% photons (mostly from π^0 decays)
 - ~10% neutral hadrons



- ① Improve the jet energy resolution
- ① **Explicitly reconstruct neutral hadrons**
- ① **Reconstructing each final state particle(ideal)**
- ① **Combining the information of all subdetectors**





Outline

- ① Why highly granularity calorimeter needed?
- ② Introduction of SDHCAL technological prototype
- ③ Glass RPC production and cosmic ray test
- ④ Progress of SDHCAL based on RWELL
- ⑤ 5D T-SDHCAL with timing electronics design
- ⑥ Summary and future plan



Calorimeter based on PFA


- High granularity calorimeter based on Particle Flow Algorithm has been proposed and verified.



Absorber :

Readout:

Active:




<https://twiki.cern.ch/twiki/bin/view/CALICE/CalicePapers>





Introduction of SDHCAL prototype

- ① **S**emi-**D**igital **H**adronic **C**ALorimeter technological prototype (**SDHCAL**)
- ① High granularity calorimeter based on Glass RPC (cell size $1\text{cm} \times 1\text{cm}$)
- ① **Hits associated to three thresholds:**
 - 1st threshold = 110fC
 - 2nd threshold = 5pC
 - 3rd threshold = 15pC
- ① 48 layers with GRPC as sensitive medium
→ Dimensions: $1\text{m} \times 1\text{m} \times 1.3\text{m}$
- ① 6 Interaction length ($6\lambda_I$)
- ① Test beam at CERN since 2012





Outline




- ① Why highly granularity calorimeter needed?
- ① Introduction of SDHCAL technological prototype
- ① **Glass RPC production and cosmic ray test**
- ① Progress of SDHCAL based on RWELL
- ① 5D T-SDHCAL with timing electronics design
- ① Summary and future plan



Glass RPC production



See Francois Lagarde's talk

SJTU group built 50cm x 35cm, 100cm x 100cm RPCs






Cosmic rays test



Cosmic rays test Setup



See Francois Lagarde's talk




Outline

- ① Why highly granularity calorimeter needed?
- ① Introduction of SDHCAL technological prototype
- ① Glass RPC production and cosmic ray test
- ① **Progress of SDHCAL based on RWELL**
- ① 5D T-SDHCAL with timing electronics design
- ① Summary and future plan




SDHCAL based on RWELL

Daojin Hong, Jianbei Liu



- RWELL : compact & simple structure
 - Only a drift gap
 - Only one stage amplification, high gain
 - Resistive layer-DLC

- MPGD : Micro-Pattern Gas Detector.
- Typical detectors: GEM, THGEM...





RWELL detector fabrication

Daojin Hong, Jianbei Liu




Clean


Baking




Glue



Press



100cm × 50cm RWELL









Detector
Fabrication



RWELL detector performance

Daojin Hong, Jianbei Liu

Gain of different zones vs Voltage on film



Count rate ability :
> 500kHz/mm²
(8keV X-ray)

Gain Uniformity : RMS/Mean~31.6%







Outline

- ① Why highly granularity calorimeter needed?
- ① Introduction of SDHCAL technological prototype
- ① Glass RPC production and cosmic ray test
- ① Progress of SDHCAL based on RWELL
- ① **5D T-SDHCAL with timing electronics design**
- ① Summary and future plan




Motivation using timing information

- Timing could be an important factor to identify delayed neutron and **better reconstruct their energy.**



With Neutrons



Without Neutrons








Timing information

- Time information can be very helpful to **separate close by showers** and **reduce the confusion** for a better PFA application.

1 ns resolution



100ps resolution







Introduction of PETIROC chip

Time measurement

- Coarse time is from a counter
- Fine time by interpolating 40MHz

Charge measurement


- 32chs input connected with PAD (readout unit)
- Variable time shaper
- Digitized with a 10bit ADC





Fast timing measurement

- ⊗ Purpose: => **Identify neutral and charged hadrons**
- ⊗ Position, Energy and **Timing** => 5D HCAL
- ⊗ Adding MRPC layers in the SDHCAL
- ⊗ Front-end board for MRPC readout
 - Charge and timing measurement
 - **High resolution timing measurement**




✓ First step:
Design a **front-end prototype board with four PETIROC2B chips**

➤ Second step:
Build the **1m × 1m PETIROC2B FEE**




Prototype of timing electronics

- ① The FEE prototype includes **four PETIROC chips**, **128 readout pads** at the PCB bottom side.
- ① **Detector Interface(DIF)** card was designed to connect FEB and FPGA board
 - Data transmission, power rail and clock source.
- ① The **ethernet (TCP/IP)** is used to transfer data between FPGA and PC.






Hardware of prototype




FE Board

128 pads with the cell size $1\text{cm} \times 1\text{cm}$



DIF Card




ZCU102



Test system and setup

- ① The test platform has been setup.
- ① The system includes
 - **FEB, DIF card, DAQ system**
- ① Status of the platform:
 - **Configuration** of PETIROC chips
 - **Data transmission** between PETIROC, ZCU102 and PC with ethernet port
 - **Performance test of PETIROC chips**, such as timing measurement






PETIROC chips configuration

- 648 bits data with SPI method is sent to Shift Register inside PETIROC.
 - All bias voltage values are correct.
- PETIROC chips can be successfully configured through the Xilinx ZCU102 platform.

Design Sources (3)


- zcu102(Behavioral) (zcu102.vhd) (9)
 - clk_wiz_40_inst : clk_wiz_40 (clk_wiz_40.xci)
 - petiroc2a_cfg_spi_inst : petiroc2a_cfg_spi(Behavioral) (petiroc2a_cfg_spi.v)
 - ila_dout_chip_inst : ila_dout_chip (ila_dout_chip.xci)
 - si5345_config_ctrl_inst : si5345_config_ctrl(Behavioral) (si5345_config_ctrl.v)
 - i2c_inst : i2c_master_new(logic) (i2c_master_new.vhd)
 - clk_wiz_125_inst : clk_wiz_125 (clk_wiz_125.xci)
 - heart_beat_inst : heart_beat(Behavioral) (heart_beat.vhd)
 - i2cclkgen : i2c_clk_gen(Behavioral) (i2c_clk_gen.vhd)
 - vio_i2c_inst : vio_i2c (vio_i2c.xci)
 - ila_i2c (ila_i2c.xci)
- Disabled Sources (1)
- Constraints (1)
 - constrs_1 (1)
 - zcu102.xdc

Configuration
FPGA Logic



Timing Diagram of configuration


Bias Voltage	Value(V)
vref_inpdac	0.989
vref_time	1.664
vref_charge	0.976
vref_tdc	0.133
vref_adc	0.961
vref_time_pad	1.658





Data acquisition system design

- DAQ system is based on **Xilinx ZCU102(FPGA)** that contains Processing System (**PS**) and Programmable Logic (**PL**).
- Embedded design (SDK) in ZCU102 (PS) is applied
 - **The UART communication** of FPGA and PC
 - **Ethernet communication** between ZCU102 (PS) and PC used to transfer data
 - **Data transmission** with AXI Bus between PS and PL, inside of ZCU102



FPGA Logic Design Block Diagram






Embedded design based on FPGA -- UART

The embedded design in ZCU102(PS side) contains:


- Serial port communication (UART)
- Ethernet communication (TCP/IP)



UART test in PS side:

- Processing System part on ZCU102.
- UART communication through C/C++ program

UART can successfully communicate with FPGA and PC.



UART communication test





Embedded design based on FPGA -- Ethernet



Ethernet communication test

- Processing system sent the data to PC.
- UART used to print processing system information (IP, Sub netmask, Gateway).
- Ethernet port connected with PC, used for data transmission.
- Capture package tool can grab the transmit information.



ZCU102(PS) and PC can successfully communicate over ethernet.

The screenshot shows a network packet capture tool interface. The top part displays a list of captured packets with columns for No., Time, Source, Destination, Protocol, Length, and Info. The selected packet (No. 368) is an ECHO request from 192.168.1.10 to 192.168.1.2. Below the list, a detailed view of the selected packet is shown, including Ethernet II, Internet Protocol Version 4, and Transmission Control Protocol details. The Echo data field contains the hexadecimal string: 48656c6c6620576f726c64212053756365737366756c6c792053656e6420576f726420...


The bottom part of the screenshot shows the raw data of the captured packet in hexadecimal and ASCII format. The ASCII part shows the text: "Hello World! Successfully Send Word From PC Client". A red box highlights the ASCII text, and another red box highlights the text "Capture package tool".





Design of DAQ system

- ① DAQ system based on the ethernet transmission between FEB, ZCU102 and PC has been completed.
- ① Data from FEB can be taken in PC side and decoded with python scripts.
- ① The configuration of PETIROC chips over ethernet will be included.
- ① Signal injection test will be performed in the future.





Summary and future plan

Summary:

- ✓ 100cm × 50cm RWELL was assembled and tested at USTC.
- ✓ Larger GRPCs have been designed and fabricated at SJTU lab.
- ✓ The timing electronics have been designed and manufactured.
- ✓ Test platform and setup for PETIROC have been constructed.
- ✓ PETIROC chips can be successfully configured.
- ✓ DAQ system based on ethernet transmission has been completed.

Future Plan:

- ① Test the performance of larger GRPC (1m × 1m) with cosmic ray.
- ① Improve the design of DAQ system over the ethernet communication and add the function of configuration for PETIROC.
- ① Perform the signal injection test for PETIROC FE board (Timing and Charge).





Thanks for your attention!







Backup Slides





Why high granularity calorimeter?

Future collider has been proposed





CEPC
Ring length ~ 100km






Glass Resistive Plate Chamber(GRPC)



GRPC production




Cosmic ray test system for GRPC






Test System and Setup



Petrioc2A Evaluation Board



ZCU102

DIF Card


FE Board





Sub-component Design and Testing


Front-End readout Board Design with pads and four petiroc2b



Block diagram of front-end electronics



Front



Back





Sub-component Design and Testing

- Detector Interface Card Design: mainly jitter cleaner and power system
- DIF card will be in charge of the communication and data transfer with the FE electronics(two headers) and ZCU102(two FMCs).
- Analog and digital power are separated.

[More Details](#)

