




上海交通大学

SHANGHAI JIAO TONG UNIVERSITY




Status of the CEPC HCAL

Weihao Wu (SJTU)

On behalf of the CEPC Calorimeter Group





CEPC Day, 3/25/2021



饮水思源 · 爱国荣校



Outline

-  **Background introduction**
-  Progress of AHCAL prototype
-  Progress of SDHCAL
-  Summary



Background

① The baseline Calorimeter detector option is guided by the **particle flow algorithm (PFA)**

② Physics requirement

- Linearity: $\pm 3\%$


- Resolution: $\frac{60\%}{\sqrt{E(\text{GeV})}} \oplus 3\%$

③ AHCAL: Scintillator + SiPM

→ **Progress of AHCAL Prototype**

④ SDHCAL: RPC

→ **Progress of SDHCAL timing electronics**






Outline

- ① Background introduction
- ① Progress of AHCAL prototype
 - Scintillator production and wrapping
 - Batch test of detector cells
 - HBU development
- ① Progress of SDHCAL
- ① Summary




Structure of AHCAL Prototype

- Task: $BMR < 4\%$ and $60\%/\sqrt{E} \oplus 3\%$
 - validate the CEPC AHCAL option by designing, building and testing a full AHCAL prototype
- Prototype
 - Transverse dimension: $72\text{cm} \times 72\text{cm}$
 - Number of layers: 40
- Single layer
 - Stainless steel as absorber: 20 mm
 - Scintillator as sensitive medium: 3 mm
 - SPIROC2E as baseline; KLAUS as another option
- Detector cells
 - Cell size: $40\text{mm} \times 40\text{mm}$
 - Sensor: SiPMs from HPK & NDL
 - Total number of channels: 12,960



Single layer and detector part



Detector cell of
 $40\text{mm} \times 40\text{mm} \times 3\text{mm}$




Scintillator Production and Wrapping

① **16000 scintillators have been produced** using the injection molding technique


| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | Total |
|------|------|------|------|------|------|------|-----|------|-----|-----|--------------|
| 1800 | 2880 | 1600 | 1180 | 1640 | 1640 | 1540 | 430 | 2160 | 890 | 410 | 16170 |



ESR films



Tiles



Labeling machine


② The light yield of each scintillator is about **40 p.e.**, tested by NDL-22-1313-15S

③ **Automatic wrapping and labelling**

- 100 scintillators cost 75min once
- The remaining tiles is expected to be finished by the next month



Wrapped Tiles





Reinforce with adhesive tape



Batch Test of Detector Cells

- ① Test the uniformity of all scintillators
- ① 13360-1325PE SiPM @5V overvoltage
- ① Auto-moving MIP source : Sr-90
 - 144 channels each run
- ① 3 batch testing platforms



USTC



SJTU






IHEP




Batch Test of Detector Cells

- Uniformity within $\pm 15\%$
- The difference between channels will be calibrated
- The difference between 3 platforms will be calibrated






Development of HBU




HBU:HCAL Basic Unit

- ① The sensitive size of one layer: $72 \times 72\text{cm}^2$
 - A single layer is equally divided into 3 boards
 - Each board is $78.5 \times 24\text{cm}^2$ and has 108 channels
 - Every layer is controlled by one DIF board
- ① All electronics parts have been tested and verified.





Schedule of AHCAL Prototype





Outline


- ① Background introduction
- ① Progress of AHCAL prototype
- ① Progress of SDHCAL
 - Timing electronics development
 - GRPC construction
- ① Summary





SDHCAL Prototype



- ① **Semi-Digital Hadronic CAL**orimeter technological prototype (SDHCAL)
- ① High granularity calorimeter based on Glass RPC (cell size $1\text{cm} \times 1\text{cm}$)
- ① **Hits associated to three thresholds:**
 - 1st threshold = 110fC
 - 2nd threshold = 5pC
 - 3rd threshold = 15pC
- ① 48 layers with GRPC as sensitive medium
 - Dimensions: $1\text{m} \times 1\text{m} \times 1.3\text{m}$
- ① 6 Interaction length ($6\lambda_I$)
 - Semi-digital readout






Motivation using Timing Information

- Timing could be an important factor to identify delayed neutron and **better reconstruct their energy.**



With Neutrons





Without Neutrons




Motivation using Timing Information

- Time information can be very helpful to **separate close by showers** and **reduce the confusion** for a better PFA application.

1 ns resolution




100ps resolution





Fast Timing Measurement


- ⊗ Purpose: => Identify neutral and charged hadrons
- ⊗ Position, Energy and Timing => 5D HCAL
- ⊗ Adding MRPC layers in the SDHCAL
- ⊗ Fast timing readout electronics for MRPC readout
 - PETIROC from Omega group (resolution: ~40 ps)
- ⊗ First step:
 - Design a FE prototype with four PETIROC2B chips





Prototype of Timing Electronics

- ① The FEE prototype includes **four PETIROC chips**, **128 readout pads** on the PCB bottom side for MRPC induction signals.
- ① **Detector Interface(DIF)** card was designed to connect FEE and FPGA board
 - Data transmission, power rail and clock source.
- ① The **DAQ system** should be developed to transfer data between FEE and PC.





Block diagram of timing electronics prototype







Hardware of Timing Electronics Prototype





Status of System Test

- The test platform has been setup.
 - FEB, DIF, DAQ** based on ZCU102
- PETIROC Configuration works well**
 - All of bias voltage values are correct.
 - Output data has been checked, after sending trigger signals




Test Platform







Status of System Test

- DAQ system is based on **Xilinx ZCU102** that contains Processing System (PS) and Programmable Logic (PL).
- Embedded design (SDK) in ZCU102 (PS) is applied
 - UART communication works well
 - Ethernet communication works well






FPGA Logic Design Block Diagram





Progress of GRPC Construction

① SJTU group built 50cm x 35cm, 100cm x 100cm RPCs



We are now building 1m x 1m chambers.





Summary

AHCAL:

- ① The production and batch test of scintillators will be finished before summer.
- ① The SiPM test platform will be completed soon.
- ① HBU electronics can work now, the mechanics design has been started.
- ① Production of all 40 prototype layers will be finished this year.
- ① The prototype construction will start before the end of this year, and the cosmic and beam test are expected next year.

SDHCAL:

- ① The timing electronics including FEE and DIF, have been designed and manufactured.
- ① Test platform have been constructed.
 - PETIROC chips can be successfully configured.
 - Ethernet and UART communication have been completed.
- ① The DAQ system is still under development.





Thanks for your attention!





Backup Slides






Scintillator Production and Wrapping

- ① Massive production of scintillator tiles using the injection molding technique since November 2020 in GNKD
 - confirmation of craft: temperature, pressure, ratio of solute and solvent
 - Tiles of around 16,000 have been produced
- ② The light yield of one scintillator is about 40 p.e. test by NDL-22-1313-15S

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | Total |
|------|------|------|------|------|------|------|-----|------|-----|-----|-------|
| 1800 | 2880 | 1600 | 1180 | 1640 | 1640 | 1540 | 430 | 2160 | 890 | 410 | 16170 |






The SiPM comparison

NDL-SiPM:


- High PDE, dark rate and crosstalk
- Low breakdown
- Low price



HPK-SiPM

- Low PDE, dark rate and crosstalk
- High breakdown
- Low price



| Company | HPK | | NDL |
|---------------------|--------------|--------------|-------------|
| Type | 13360-1325PE | 14160-1315PS | 22-1313-15S |
| Light output [p.e.] | 13 | 17 | 40 |
| Crosstalk[%] | 1.59 | 1.17 | 4.4 |
| Dark Counts [kHz] | 120 | 290 | 550 |
| Breakdown[V] | 53 | 38 | 27.5 |





Batch test of scintillators

- ① MIP source : Sr 90
- ① The scintillator light is detected by the SiPM 13360-1325PE working at the 5V overvoltage
- ① The SiPM signal is read by the SPIROC2E chip



The MIP Spectrum





Introduction of PETIROC chip


- ① Time measurement with 10bits TDC interpolating 40MHz coarse time
- ① Charge measurement ($Q > 50\text{fC}$) with 10bits DAC
- ① Voltage input amplifier, 200Ohm matching
- ① High bandwidth preamp (GBWP > 1.2 GHz)
- ① PETIROC parameters:
 - One chip with 32-channels and mixed analog/digital
 - The 32chs input connected with PAD (detector unit)
 - One channel split into two parts, respectively for charge and time measurement
 - Internal DAC for each channel to adjust the amplitude of the input signal
 - Lower power consumption ($\sim 6\text{mW/channel}$)
 - Jitter $\sim 18\text{ ps RMS}$ on trigger output (4 photoelectrons injected)





Development of HBU


- ① Challenge for HBU mechanics
 - The weight of 72 cm × 72 cm × 2cm steel board is 81.5KG
 - The connection between PCB boards
 - The warping of the PCB
- ② The concept design for AHCAL single layer structure
 - Use part of the absorber to make a box for PCB






Sub-component Design and Testing


Front-End readout Board Design with pads and four petiroc2b



Block diagram of front-end electronics



Front






Back



Sub-component Design and Testing

- Detector Interface Card Design: mainly jitter cleaner and power system
- DIF card will be in charge of the communication and data transfer with the FE electronics(two headers) and ZCU102(two FMCs).
- Analog and digital power are separated.

[More Details](#)





Embedded design based on FPGA -- UART

- The embedded design in ZCU102(PS side) mainly contains serial port communication(UART), ethernet communication(TCP/IP) and PETIROC configuration(Slow Control).

UART test in PS side:

- Hardware only needs **Processing System part** on ZCU102.
- Write the **C/C++ code** and run on the hardware platform.
- Information is printed on the tool window through UART port.


```

1 #include <stdio.h>
2 #include <string.h>
3
4 #include "lwip/err.h"
5 #include "lwip/tcp.h"
6 #include "lwipopts.h"
7 #include "xil_cache.h"
8 #include "xil_printf.h"
9 #include "sleep.h"
10
11 #define TX_SIZE 102
12
13 static struct tcp_pcb*connected_pcb = NULL;
14 unsigned client_connected = 0;
15 //Static Global Function, blind for external file
16 uint tcp_trans_done = 0;
17
18 //u_char data[TX_SIZE] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
19 u_char data[TX_SIZE] = "Hello World! Successfully Send Word From PS Client";
20
21 int send_data()
22 {
23     err_t err;
24     struct tcp_pcb *tpcb = connected_pcb;
25
26     if (!tpcb)
27         return -1;
28
29     //判断发送数据长度是否小于发送缓冲区剩余可用长度
30     if (TX_SIZE < tcp_sndbuf(tpcb)) {
31         //Write data for sending (but does not send it immediately).
32         err = tcp_write(tpcb, data, TX_SIZE, 1);
33         if (err != ERR_OK) {
34             xil_printf("txperf: Error on tcp_write: %d\r\n", err);
35             connected_pcb = NULL;
36             return -1;
37         }
38
39         //Find out what we can send and send it
40         err = tcp_output(tpcb);
41         if (err != ERR_OK) {
42             xil_printf("txperf: Error on tcp_output: %d\r\n",err);
43             return -1;
44         }
45     }

```

PS code

1



UART Output

UART Debug Assistant

UART communication test

