

Plan for flex PCB design

Jun Hu

Topological






Some calculation

- Resistance of PCB power line
 - $R = \rho L/S = 0.0175*0.0256/(0.015*1) = 0.03\Omega$ for 1 chip length, 1mm width.
 - For VDDA and PWELL(0.5mm), I < 8.3mA
 - The 10th chip at the far-end of ladder, V_{dropmax} = 0.12 X 55 X 8.3mA = 54.78mV
 - For VDDD and GND(0.625mm), I ≈ 0.21A
 - $V_{dropmax} = 0.48*0.21A = 0.1V$
- Dedicated power filter need to be designed on the rigid PCB which close to the chips
- Synchronized clocks for each chip

Readout test board

- General purpose FMC carry board
- FMC connector, ASP-124606,01 male LPC, 8.5mm height (34 pairs signals + 2 digital power)
- Ethernet readout: SiTCP IP to PC
- DDR 2GB on board





FMC interface

Plan

- 2021.4-2021.6: finish the design of first flex cable for multiple chips
- 2021.7-2021.10: Test and modification
- 2021.10-2021.12: Combine test with detector and DAQ.