



# Plan for flex PCB design


Jun Hu

# Topological



Top side

Bonding pad



Bottom side

Shared signals



- Independent signals(3 single-end and 1 differentials):
  - CLK40M, SPI\_CSB, DOUT\_P, DOUT\_N, SER\_VALID
- Shared signals
  - APULSE, VRESET, VHIGH, VLOW, TRIGGER, SPI\_MISO , *TP\_IO* (6 single-end):
  - Inter-conn signal(6 single-end)
- Power supply
  - VDDD, VDDA, PWELL, GND

# Some calculation

- Resistance of PCB power line
  - $R = \rho L/S = 0.0175 \times 0.0256 / (0.015 \times 1) = 0.03\Omega$  for 1 chip length, **1mm width**.
  - For VDDA and PWELL(0.5mm),  $I < 8.3\text{mA}$ 
    - The 10<sup>th</sup> chip at the far-end of ladder,  $V_{\text{dropmax}} = 0.12 \times 55 \times 8.3\text{mA} = \mathbf{54.78\text{mV}}$
  - For VDDD and GND(0.625mm),  $I \approx 0.21\text{A}$ 
    - $V_{\text{dropmax}} = 0.48 \times 0.21\text{A} = \mathbf{0.1V}$
- Dedicated power filter need to be designed on the rigid PCB which close to the chips
- Synchronized clocks for each chip

# Readout test board

- General purpose FMC carry board
- FMC connector, ASP-124606,01 male LPC, 8.5mm height (34 pairs signals + 2 digital power)
- Ethernet readout: SiTCP IP to PC
- DDR 2GB on board



FMC interface

# Plan

- 2021.4-2021.6: finish the design of first flex cable for multiple chips
- 2021.7-2021.10: Test and modification
- 2021.10-2021.12: Combine test with detector and DAQ.