

#### Prototype Characterization of a Chargeintegration Pixel Detector Readout Chip with In-pixel A/D Conversion

M. Li<sup>a</sup>, W. Wei<sup>a</sup>, X. Jiang<sup>a</sup>, S. Cui<sup>a</sup>, J. Zhang<sup>a</sup>, B. Lu<sup>a</sup> and Z. Liu<sup>b</sup>

<sup>a</sup> Institute of High Energy Physics, CAS <sup>b</sup> ShanghaiTech University

# Outline



- SHINE
- Charge-integration Readout Chip
- The Chip Design
- Measurement results
  - Analog Outputs
  - Dynamic range
  - Gain and noise
  - Non-Linearity
  - IR Drop

#### Conclusions

Institute of High Energy Physics

Chinese Academy of Sciences

#### SHINE

Shanghai HIgh repetition rate XFEL aNd Extreme light facility

- 3 FEL beamlines: FEL-I, FEL-II, FEL-III
- Photon Energy: 0.4~25 keV
  - FEL-I: 3~15 keV
  - FEL-II: 0.4~3 keV
  - FEL-III: 10~25 keV
- Pulse Duration: 20~50 fs (5~200 fs)
- Repetition Frequency: 10kHz (1MHz)
- Peak Brightness: 10<sup>32</sup> ~10<sup>33</sup> photons/µm<sup>2</sup>/rad<sup>2</sup>/s/0.1%BW







# **Counting VS Integrating**



Institute of High Energy Physics Chinese Academy of Sciences

+3



时间



# HYLITE



HYLITE (High dYmamic range free electron Laser Imaging deTEctor) is a charge-integration pixel detector readout chip, which is designed for SHINE and other advanced light sources.

- Technology: 130 nm 1P8M CMOS
- Pixel Pitch: 200 μm (100 μm)
- Frame Rate: 10 kHz (continuously read out)
- Dynamic Range: 1~10000 photons @12 keV
- HYLITE 0.1: the first verification chip
  - Chip Size: 2400 μm \* 2400 μm
  - Array Size: 6\*12



# **Pixel Architecture of HYLITE**



Institute of High Energy Physics Chinese Academy of Sciences



- Auto Gain Switching
- Total Power: 34 μW/pixel

# Work Timing





#### • Three Working Phases

- Analog Phase (less than 1 µs)
- Conversion Phase (20 µs)
- Readout Phase (~70 µs in full size chip)

# **Global Simulation**







Institute of High Energy Physics Chinese Academy of Sciences

- Careful simulations before the tape out, including:
  - Verifying the Correctness of behavior
  - Power integrity
  - Timing integrity

. . . . . .

#### HYLITE 0.1 Layout



Institute of High Energy Physics Chinese Academy of Sciences



- 1: Preamplifier
- 2: Calibration Block
- 3: Gain Switching Circuits
- 4: Switches
- 5: Comparator of WADC
- 6: Digital Logic
- 7: Integrating Capacitors
- 8: Decoupling Capacitors of Analog Power
- 9: Decoupling Capacitors of Digital Power

## **Measurement System**





HYLITE0.1 Die



**Measurement Environment** 



Block Diagram of Measurement System

#### **Analog Outputs**







• Gain-switching is correct.

## **Dynamic Range**





• A dynamic range of 10<sup>4</sup> photons is achieved.

High Gain	Med Gain	Low Gain
/12keV photons	/12keV photons	/12keV photons
1~160	160~2600	2600~10000

	Gain	High Gain		
				4.5
1	-			- 4.4
2	_			- 4.3
۷				- 4.2
ر ع	-		-	- 4.1
Sows				- 4
<b>4</b>	-		-	- 3.9
5				3.8
5				- 3.7
6	-		-	- 3.6
	2 4	6 8 Columns	10 12	3.5
	High Gain	Med Gain	Low Gain	
	/(mV/Photon)	/(mV/Photon)	/(mV/Photon)	
	3.82	0.23	0.050	



High Gain:
 G<sub>MIN</sub>/G<sub>MAX</sub>=93.6%

 The discrepancy will be corrected by the calibration system in the future.

27th November 2021

#### Noise





- The equivalent input noise is
  calculated on the number of
  12keV photons.
- The noise performance in high
  gain mode can be improved
  further by increasing gain.

High Gain	Med Gain	Low Gain
/12keV γs	/12keV γs	/12keV γs
0.38	5.1 (12.6)	12.7 (60.0)

 Noise in medium and low gain mode is much lower than the minimum Poisson fluctuation in corresponding range.

#### **Non-Linearity**



Institute of High Energy Physics Chinese Academy of Sciences



High Gain	Med Gain	Low Gain
0.75%	0.21%	0.70%

#### • Non-Linearity is less than 1%.

#### 1.2 V

1.6 V

IR Drop





TELEDYNE LECROY Everywhereyoulook

A test structure was achieved to measure the IR Drop.

Results show that the simulation is accurate, and attentions must be paid to the power system when it comes to the full-size chip.

## Conclusions

- Measurement results show that the pixel works correctly.
- The In-pixel ADC scheme is proved.
- Noise performance could be improved further.
- The full-size chip is under developing.



中國科學院為能物記渦完施 Institute of High Energy Physics Chinese Academy of Sciences







