



中国科学院高能物理研究所  
Institute of High Energy Physics  
Chinese Academy of Sciences



华中师范大学  
CENTRAL CHINA NORMAL UNIVERSITY



山东大学  
SHANDONG UNIVERSITY



大连民族大学  
Dalian Minzu University

# Progress of the CMOS pixel sensor JadePix-3

Yunpeng Lu

On behalf of the **JadePix-3 study group**

CEPC Day


June 24, 2021



# Outline


- Motivation
  - Requirements of baseline scheme in the CDR
- Revisit the JadePix-3 design
- Progress of test and measurement
  - Basic characterization
  - Highlights of performance
- Summary and outlook

Microscopic view of JadePix-3  
(Top-left corner)



# Baseline scheme in the CDR


## Silicon tracking system



- SIT: Silicon Internal Tracker
- FTD: Forward Tracking Detector
- SET: Silicon External Tracker
- ETD: End-cap Tracking Detector

## VTX:

- 3 (mechanical) double-sided layers
- $\sigma_{SP} = 2.8 \mu\text{m}$  in Tier 1
- Total number of pixels: 690M




## Baseline design parameters


	R(mm)	Z (mm)	$\sigma(\mu\text{m})$	material budget
Tier 1	16	62.5	2.8	0.15%/X <sub>0</sub>
Tier 2	18	62.5	6	0.15%/X <sub>0</sub>
Tier 3	37	125.0	4	0.15%/X <sub>0</sub>
Tier 4	39	125.0	4	0.15%/X <sub>0</sub>
Tier 5	58	125.0	4	0.15%/X <sub>0</sub>
Tier 6	60	125.0	4	0.15%/X <sub>0</sub>

# A complementary design to meet the specs

- Tier 1: high resolution, low power and modest readout speed
  - JadePix-3 targeting on: **3  $\mu\text{m}$** , 50~100 mW/cm<sup>2</sup>, 100  $\mu\text{s}$
- Tier 2: Fast readout speed, low power and relaxed constraint of resolution
  - 4~6  $\mu\text{m}$ , 50 mW/cm<sup>2</sup>, **1  $\mu\text{s}$**  is foreseen
- Radiation tolerance is a common requirement to Tier 1 and 2




# Small pixel implemented in the JadePix-3






Pixel footprint:  
 1: Sensing diode  
 2: Analog frontend  
 3: digital frontend

Frontend / analog part




- Fix  $\phi$  direction to **16  $\mu\text{m}$**  and allow z to vary
  - Sensing diode of minimized geometry verified on JadePix1
  - Analog part with **tradeoff** between layout area and FPN
  - 3 variants of digital part (D-FlipFlop vs RS-latch)
- Mirrored layout to share bias lines between two columns

3 variants of digital part



# Implementation of the pixel array




- **Full-sized** in the  $\varphi$  direction
  - Matrix coverage:  $16\ \mu\text{m} \times 512\ \text{rows} = 8.2\ \text{mm}$
- **Rolling shutter** to avoid heavy logic and routing in the column-wise
  - Minimum pixel size:  **$16\ \mu\text{m} \times 23.11\ \mu\text{m}$**
  - Matrix readout time:  $512\ \text{rows} \times 192\text{ns}/\text{row} = \mathbf{98.3\ \mu\text{s}/\text{frame}}$
- 4 parallel sectors, **scalable**
  - $48\ \text{columns}/\text{sectors} \times 4 = 192\ \text{columns}$

Sector	Diode	Analog	Digital	Pixel layout
0	$2 + 2\ \mu\text{m}$	FE_V0	DGT_V0	$16 \times 26\ \mu\text{m}^2$
1	$2 + 2\ \mu\text{m}$	FE_V0	DGT_V1	$16 \times 26\ \mu\text{m}^2$
<b>2</b>	<b><math>2 + 2\ \mu\text{m}</math></b>	<b>FE_V0</b>	<b>DGT_V2</b>	<b><math>16 \times 23.11\ \mu\text{m}^2</math></b>
3	$2 + 2\ \mu\text{m}$	FE_V1	DGT_V0	$16 \times 26\ \mu\text{m}^2$




# Lower power design

- A low power frontend of **20 nA**, equivalent to 9 mW/cm<sup>2</sup>
  - Except for the sector 3, where 60 nA used for the comparison of radiation tolerance
- Zero suppression at the end of column
  - HIT address extracted by Priority Encoder (**PE**)
  - Compress the bit flow dramatically
- Flexible readout strategy allowed
  - 4 parallel **FIFOs** \* 48 depth
  - **Multiplexer** steered by FPGA
- Scalable along with the pixel sectors



# Engineering consideration


- High speed data transmission modules
  - 8b10b **Encoder**
  - 10-to-1 **Serializer**
  - **PLL**-based clock module
- **DACs** for the analog biasing
  - 10-bit voltage DAC × 6 channels
  - 8-bit current DAC × 6 channels
- Adjustable **Bandgap** module
- Serial Program Interface (**SPI**)
- Low power differential transceiver
  - **RSDS** (Reduced Swing Differential Signal)



# Test system

Sheng DONG, Hulin WANG, Yunpeng LU


- General-purpose FPGA platform, KC705
  - Well-defined **FPGA firmware**
  - Debugged **Interactively** with the JadePix3 chips
- Two test setup deployed in IHEP and CCNU
- IPBUS protocol
  - Reliable high-performance **control link** for particle physics electronics
  - **JUMBO PACKAGE feature** developed and integrated to the latest release



# Chip-board assembly

Daming SUN, Yunpeng LU

- 7 chips assembled with the test board
  - **All passed functional tests**
  - ESD counter-measures proved effective
- Good **uniformity** observed
  - Power supply current
  - Bandgap output
  - Analog waveform of frontend
  - Threshold and noise



Wire bonding on the JadePix-3 chip



# Functional verification

Sheng DONG, Yang ZHOU, Ying ZHANG, Zhan SHI, Yunpeng LU


## ■ All module functions verified

- Configuration of matrix registers
- Configuration of DAC
- Pulse test
- Analog output waveform
- Data readout
- PLL clock
- Serializer output pattern


## ■ Response to the radiation verified

- Radiative source  $^{55}\text{Fe}$
- Cosmic ray
- Pulsed laser beam


Frontend output @ Sector 1



Frontend output @ Sector 3






Output pattern of serializer @ 1Gbps



# Threshold and Noise





Ying ZHANG, Yang ZHOU, Jing DONG, Yunpeng LU

## ■ Pulse amplitude scan and S-curve fit ( $1 \text{ mV} \sim 0.9 e^-$ )



## ■ Parameter scan @ sector 2



- Threshold =  $220e^-$  @ nominal  $I_{\text{THR}} = 0.5 \text{ nA}$ ,  $V_{\text{CASN}} = 400 \text{ mV}$



# Noise hit rate



Ying ZHANG, Yang ZHOU, Jing DONG, Yunpeng LU

- Average noise hit rate @ Sector 2
  - Noise hit rate  $\sim 10^{-6}$  /frame/pixel



# Pulsed laser test

Hulin WANG, Shen DONG, Yunpeng LU



## ■ Laser beam characterization

- Wavelength: 1064 nm
- Beam waist  $\omega_0 \sim 1.7 \mu\text{m}$
- Rayleigh range  $z_0 \sim 8.5 \mu\text{m}$
- Divergence Angle  $\theta = \sim 11^\circ$
- Laser pulse duration  $\sim 100 \text{ ps}$

## ■ Laser power tune

- 0% : maximum power; 100% : minimum power
- For final results, use 92.7%, 92.9%, 93.3%, 93.5%, 93.7%
- 92.7%  $\sim 880e^-$
- 93.7%  $\sim 440e^-$


## ■ **Calibrated** with the threshold setting to 220 e-

# Measurement of position residual


Hulin WANG, Shen DONG, Yunpeng LU

## ■ 1-D scan of laser position

- Step = 1  $\mu\text{m}$  and repeat 1000 at each step
- Laser power tune = 93.5% ( $\sim 520 e^-$ )



1-D scan of laser position




## ■ Distribution of position residual

- Reference position: motion stage
- Measured position: weight center of hit pixels

## ■ RMS taken as the 1-D spatial resolution




Residual distribution



# Impact of the Signal / threshold ratio


Hulin WANG, Shen DONG, Yunpeng LU

- Double-hit region varied with the sig. / thr. ratio
  - Threshold set to 220 e<sup>-</sup>
  - Laser power carefully tuned from 92.7% to 93.7%
- 1-D spatial resolution on X and Y
  - **Minimum 3.4 μm and 2.7 μm respectively**
- Compared to the CPV-2 (SOI) results
  - 0.5 pitch /  $\sqrt{12}$  achievable on both
  - More charge sharing (diffusion vs drift)



# Power consumption

- Average power consumption **46.9 mW/cm<sup>2</sup>**
  - PLL and Serializer not included (single chip readout)
- Extrapolated to a full size chip of 1 cm × 2.56 cm
  - Average power **91.44 mW/cm<sup>2</sup>**
  - PLL and Serializer included (multiple chip readout)
- Need to optimize further on
  - Zero suppression (51%)
  - PLL and Serializer (26%)
  - Test function (9%)



Extrapolation of average power consumption


	<b>512 × 192 (JadePix-3)</b>	<b>512 × 1024 (Full-sized chip)</b>
Matrix	3.15 mA	16.79 mA
Zero suppression and data buffering	12.47 mA	66.47 mA
Other modules	46.82 mA	46.82 mA
Sum	62.44 mA	130.08 mA

# Rolling Shutter Readout

Sheng DONG, Hulin WANG, Yunpeng LU


## ■ Frame period (**Integration time**)

- Count the frame numbers in an interval
- 10 s was set by two external events
- Measured **98.315  $\mu$ s / frame**



## ■ Stability test

- Hit number per event: 2048
- Event interval: 110  $\mu$ s
- Data throughput: **595.8 Mbps \* 39.3 s**




# Summary

- JadePix3 is designed for the baseline scheme of **double-sided** structure
  - Optimized for high resolution, low power and modest readout speed
- Portable and reliable **test systems** developed and deployed in IHEP and CCNU
- Performance **consistent with the design** targets
  - Low threshold and noise
  - Single point resolution  $< 3 \mu\text{m}$  in the  $\varphi$  direction
  - Low power  $< 100 \text{ mW/cm}^2$
  - Integration time  $< 100 \mu\text{s}$
- More test to do
  - Cosmic Muon and  $^{90}\text{Sr}$  (Beta source)
  - Beam test and irradiation damage test



# Outlook: Integration time $100\ \mu\text{s} \rightarrow 1\ \mu\text{s}$

- Hit registered at the **fast leading edge**
  - Customized D-Flipflop verified in JadePix3 (Sector 1)
  - Time walk  $\sim 1\ \mu\text{s}$
- Priority encoder **embedded into the column pairs**
  - Pixel size  $\sim 20\ \mu\text{m} * 30\ \mu\text{m}$   
(still comply with the spec. for the tier 2)
- Time stamp at the end of columns
  - Readout time  $\sim 50\ \text{ns} / \text{hit}$
- Design expected in the 2<sup>nd</sup> half of 2021
  - JadePix-3 design team
  - Reuse of verified modules



# JadePix3 study group

- IHEP: Ying Zhang, Yang Zhou, Zhigang Wu (graduated), Jing, Dong, Wenhao Dong / USTC, Yunpeng Lu, Qun Ouyang
- CCNU: Yang Ping, Weiping Ren, Le Xiao, Di Guo, Chenxing Meng (graduated), Anyang Xu (graduated), Sheng Dong, Hulin Wang, Xiangming Sun
- SDU: Liang Zhang
- Dalian Minzu Univ: Zhan Shi

**Thank you for your time!**

