

Institute of High Energy Physics Chinese Academy of Sciences

Characterization of SOI pixel sensor (CPV3)

CEPC Day June 25th,2021

Jing DONG, Yunpeng LU, Yang ZHOU, Zhigang WU[!], Qun OUYANG

! Graduated, now works at ORBBEC, Shenzhan, China.

Outline

1. Introduction

2. Pinned Depleted Diode(PDD) sensor

3. CPV3

- CPV3 PDD/chip
- Method to test capacitance
- Experimental setup
- Characterization results

4 .Summary

1. Introduction

Compact Pixel detector for Vertex (CPV) series chips

- Using Lapis 200nm Silicon-On-Insulator(SOI) ^[1] process
- Significant efforts have been put to meet the unprecedented requirements on the vertex resolution^[2].
 - CPV3 prototype using a new SOI-PDD process
 - The equivalent input capacitance should be studied in detail.
 - Charge sharing need to be characterized.
- This talk is to present the characterization
 - Diode capacitance, parasitic capacitance.
 - Charge sharing.

2. Pinned Depleted Diode(PDD) sensor^[3,4,5]

- A new generation of sensor process developed in 2017
 - Blocks the contact with the Si-SiO2 interface, reducing the leakage current
 - A lateral gradient electrical field, which is beneficial to the charge collection efficiency.







3. CPV3 CPV3-PDD structure

- ◆ <u>Three different sensor-structures have been designed.</u>
 - Potential of collection node set by Vpos
 - ◆ AC coupled to the AMP





CPV3 chip



Method to test capacitance





③ The parasitic capacitance Cp was tested by Dummy matrix

⁵⁵Fe 5.9keV photon source is used for the calibration of ② By injecting a controlled step-charge, electronic calibration was done->Cinj

Cinj
$$\approx A \cdot \frac{Vout}{(Vhigh-Vlow)} \cdot Cinput$$

Cinput (DUT) $\approx A' \frac{(Vhigh-Vlow)}{Vout} \cdot Cir$

Experimental setup

- The chip is wire-bonded on dedicated chip carrier PCB (custom designed)
- Mounted to the commercial FPGA KC705 board.
- The timing and reference voltages are controlled by the FPGA programming and the DAQ software on PC.
- The readout by a 12 bits ADC.



chip carrier PCB





Setup



Calibration-Energy spectra of 55Fe

- Matrix signals: The sum of the signals of an n imes n pixel matrix, centered around the seed pixel.
- Seed signal: The largest signal^[6].
- Cluster signal: It is strongly dependent on the choice of the

<u>thresholds used for the assignment.</u>



a matrix 3 imes 3 pixels and 5 imes 5 pixels signal

Matrix 3×3 signals

- The peak of two modes are quite uniform
 - **38.58 / 38.63** ADC respectively.
 - Matrix 3 imes 3 pixels signal is enough.
 - ~ 5.9 KeV. the charge voltage factor (CVF) and input capacitance can be calculated as:

$$CVF = \frac{V}{Nelectron} = \frac{38.6 \times 2/(4095 \times 0.87)}{5900/3.6} = 13 \ \mu \ V/e^{-1},$$

C input (CPV-PDD1) =
$$\frac{Q}{V} = \frac{\left(\frac{5900}{3.6}\right) \times 1.6 \times 10^{-19}}{38.6 \times 2/(4095 \times 0.87)} = 12 \text{fF}$$



<u>Cinj</u>:

➤ as a function of Vdiode is performed

with each different measured value of Cinput.

an approximate consistency as expected (metal-metal capacitor).









- The diode capacitance of <u>3 CPV3-PDDs</u> without Cp.
 - Minimum 3.7 fF.
 - PDD1 has smaller cap than the PDD2, which need to be understood further.

Study of cluster size (Cluster multiplicity)

- The cluster multiplicity is defined as: the number of pixels assigned to a cluster
- Threshold has an impact on the cluster size
 - 5σ for the neighbor pixels, corresponding to a fake hit rate of 10^{-6} .
 - 10 σ (sum of signal \times 1/3) to select the x-ray signal for the seed pixel ^[6]
- Cluster size 1.2 ~ 1.4 observed
 - Smaller than the optimum value ~ 2
 - Backside incidence may improve
 - Beta source test is in plan

CPV3-noise

(0)

5000

4000

3000

2000

1000





Cluster multiplicity distribution:max4 pixels



4.Summary

- I. Three PDD sensor structures in the version CPV3 chip featuring 16 \times 20 $\mu \rm{m^2}$ pitch have been studied.
 - a) Cd can be decreased by applying reverse bias between the collection node and shielding layer (BPW).
 - b) Excessive parasitic capacitance need to be reduced with reconsidered design.
 - c) The comparison of PDD1 and PDD2 is NOT expected, need to investigate further.

II. The choice of PDD design in the CPV4(3D)^[7] chip has been done based on results.

- a) Chip has been delivered.
- b) Bench work will start soonly.

THANKS FOR YOUR TIME



References

[1] ARAI Y, MIYOSHI T, UNNO Y, et al. Developments of SOI monolithic pixel detectors [J]. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2010, 623(1):186-188.

[2] LU YP, et al. A prototype SOI pixel sensor for CEPC vertex, Nuclear Inst. and Methods in Physics Research, A 924 (2019) 409–416.

[3] KAMEHAMA H, KAWAHITO S, SHRESTHA S, et al. A low-noise x-ray astronomical silicon-on-insulator pixel detector using a pinned depleted diode structure [J]. Sensors, 2018, 18(1):27.

[4] TANAKA T, TSURU T G, UCHIDA H, et al. Performance of SOI pixel sensors developed for x-ray astronomy[C] //2018 IEEE Nuclear Science Symposium and Medical Imaging Conference Proceedings (NSS/MIC). IEEE, 2018: 1-5.

[5] ARAI Y. Silicon-on-insulator monolithic pixel technology for radiation image sensors [J]. Japanese Journal of Applied Physics, 2018, 57(10):1002A1.

[6] He M, PhD thesis,2008.

[7] LU YP, et al. Talk in CEPC day, 2021.

Characterization results-IV

- Measurements of each source have been performed.
- The total leakage currents increase as the bias voltages increase.
- The number from the PDD diode is quite low(<1nA) which has shown a quite good performance as expected.





3.8



Characterization *results-Gain of circuit*

- The circuit gain's measurements of three PDD structures have been performed.
- CPV3-PDD1 Matrix 32×40 pixels: Average gain 0.87 with good consistency.



The analog readout as a function of the voltage Vrst for the whole pixel array of CPV3-PDD1.(left)The slope of the curve is the gain. (right) The distribution of the gain.