

Recent developments from MicroTCA Technology Lab.

Jan Marjanovic for MicroTCA Tech Lab team 2021-08-24

2nd MTCA/ATCA Workshop for Research and Industry (China) at IHEP



DMMC-STAMP

Module Management Controller implementation

► DAMC-FMC2ZUP

High-performance FMC/FMC+ carrier (Xilinx Zynq US+ MPSoC)

DAMC-FMC1Z7IO

Cost-optimized FMC carrier (Xilinx Zynq-7000)

DAMC-DS812ZUP

Ultra-low-latency high-speed 8-channel digitizer (Xilinx Zynq US+ MPSoC)

Other activities

Training courses



- Module Management Controller on a single board (SoM), ready-to-use, based on ARM Cortex-M4
- Full IPMI handling
- FPGA, FMC, and RTM control
- Tested with N.A.T. and Vadatech MCHs
- HPM firmware update: MMC, FPGA Flashes
- Solder-on component, firmware preprogrammed, SDK available
- Firmware deployed to hundreds of boards at DESY and worldwide



https://techlab.desy.de/products/module_management_controller/mmc_stamp/

DMCS (Łódź University of Technology) also contributed to the development



DMMC-STAMP on a board

Recent developments from MicroTCA Technology Lab J. Marjanovic (MTCA Tech Lab/DESY), 2021-08-24, Page 4/20

DMMC-STAMP can be mounted on the back side of an AMC, saving space on the front side.





DMMC-STAMP on a board

Recent developments from MicroTCA Technology Lab J. Marjanovic (MTCA Tech Lab/DESY), 2021-08-24, Page 4/20

DMMC-STAMP can be mounted on the back side of an AMC, saving space on the front side.







DAMC-FMC2ZUP

DAMC-FMC1Z7IO

DAMC-DS812ZUP



DMMC-STAMP

Selected advanced features

On-board JTAG switch

- JTAG source: connector and backplane
- JTAG targets: FPGAs, FMCs, RTM

mmcterm (CLI over IPMI)

- full control over MMC remotely
- examples: Zynq boot mode, FMC Vadj, EEPROM and I2C



https://github.com/MicroTCA-Tech-Lab/frugy





- Advanced Mezzanine Card, compatible with MicroTCA.4
- Xilinx Zynq UltraScale+ MPSoC
 - XCZU11EG: 653k logic cells, 2928 DSP
 - XCZU19EG: 1146k logic cells, 1968 DSP
- 52 transceivers (32 GTH, 16 GTY, 4 GTR)
- Quad-core ARM® Cortex-A53 and dual-core ARM® Cortex-R5
- ▶ 4GB DDR4 (PS) + 1GB DDR4 (PL)
- White Rabbit endpoint
- PCIe Gen3 x4, x8 in supported systems, can be used as a PCIe root complex
- DisplayPort and USB on the front panel

Commercially available at CAEN ELS https://www.caenels.com/products/damc-fmc2zup/







Recent developments from MicroTCA Technology Lab J. Marjanovic (MTCA Tech Lab/DESY), 2021-08-24, Page 7/20

Board Support Package



Includes FPGA part (Vivado project) and Yocto Linux.

Contact us for more information/access: mtca-techlab@desy.de Linux PCle driver: https://github.com/MicroTCA-Tech-Lab/xdma-metapackage



PCI Express gen 3 x8

Most MicroTCA crates support PCIe x4, some also support x8

		ı	PCIe Li	nk Stat	us Menu							
		AMC1	AMC2	AMC3	AMC4	A	IC5	AM	IC6	OPT1		
		411	411	411	411	47	811	47	811			
	Link Canad	•	•	X8	•	•	•	•	•	x8		
	сляк Speed	-		a GI/S	-	-	-	-	7	8 GT/S		
DAI	AC-EMC	2ZUF			c	optica	al upl	ink -				
DM	A transf	er (1	GB) v	vith X	Cilinx E	OMA	xdma	a)				
W	dth Dat	ta rate	CPL	J				Mem	Acce	ess	Throug	ghput
x4	8 G	iT/s	CC	Г АМ С	G64/472	2		PL	Rea	d	2028	MB/s
x4	8 G	aT/s	CC	Г АМ С	64/472	2		PL	Writ	е	2948	MB/s
x4	8 G	iT/s	CC	Г АМ С	664/472	2		PS	Rea	d	2001	MB/s
x4	8 G	iT/s	CC	Г АМ С	664/472	2		PS	Writ	е	3006	MB/s
-	0.0		Euiii			V TV			Doo	4	1760	MR/s
x8	00	al/S	Fuji	SU PR	INERG		.550	PL	nea	u	1702	1010/0
	8 G	aT/s aT/s	Fuji	tsu PR	IMERG	ay TX2 ay TX2	2550	PL	Writ	e e	3304	MB/s
	8 G 8 G	aT/s aT/s aT/s	Fuji Fuji Fuji	tsu PR tsu PR tsu PR	IMERC	AY TX2 AY TX2 AY TX2	2550 2550 2550	PL PL PS	Write Rea	d e d	3304 1687	MB/s MB/s

Signal integrity in FPGA at 8 GT/s



Preliminary measurements, will be improved in the future

HELMHOLTZ

RESEARCH FOR GRAND CHALLENGES

MICROICA TECHNOLOGY LAB



DAMC-FMC2ZUP

RESEARCH FOR GRAND CHALLENGES

FMC and FMC+ (400 Gbps)

- FMC+ slot
 - full LA and HA banks
 - DP[0:15] to GTY
 - DP[16:23] to GTH
- FMC slot
 - full LA and HA banks
 - DP[0:7] to GTH ►



16 lanes (GTYE4), 25 Gbps, PRBS31



Test with an FMC+ loopback card

				0.0									
					Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 d8 (01100) 🐱	0.00 dB (00000) 🗸	950 mV (11000) 🗸	V
% Link 0	Quad_128/MGT_X0Y4/TX (xczu11_0) Quad_128/MGT_X0Y4/RX (xczu11_0) 25.312 Gbps	286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
% Link 1	Quad_128/MGT_X0Y5/TX (xczul1_0) Quad_128/MGT_X0Y5/RX (xczul1_0) 25.372 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	 Image: A start of the start of
N Link 2	Quad_128/MGT_X0Y6/TX (xczul1_0) Quad_128/MGT_X0Y6/RX (xczul1_0) 25.313 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
N Link 3	Quad_128/MGT_X0Y7/TX (xczu11_0) Quad_128/MGT_X0Y7/RX (xczu11_0) 25.313 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	V
N Link 4	Quad_129/MGT_X0Y8/TX (xczul1_0) Quad_129/MGT_X0Y8/RX (xczul1_0) 25.312 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
N Link 5	Quad_129/MGT_X0Y9/TX (xczul1_0) Quad_129/MGT_X0Y9/RX (xczul1_0) 25.313 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
N Link 6	Quad_129/MGT_X0Y10/TX (xczu11_0) Quad_129/MGT_X0Y10/RX (xczu11_0) 25.324 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	1
% Link 7	Quad_129/MGT_X0Y11/TX (xczu11_0) Quad_129/MGT_X0Y11/RX (xczu11_0) 25.327 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
N Link 8	Quad_130/MGT_X0Y12/TX (xczu11_0) Quad_130/MGT_X0Y12/RX (xczu11_0) 25.312 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	¥
% Link 9	Quad_130/MGT_X0Y13/TX (xczu11_0) Quad_130/MGT_X0Y13/RX (xczu11_0) 25.313 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	1
% Link 10	Quad_130/MGT_X0Y14/TX (xczu11_0) Quad_130/MGT_X0Y14/RX (xczu11_0) 25.313 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	9
N Link 11	Quad_130/MGT_X0Y15/TX (xczu11_0) Quad_130/MGT_X0Y15/RX (xczu11_0) 25.319 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	1
% Link 12	Quad_131/MGT_X0Y16/TX (xczu11_0) Quad_131/MGT_X0Y16/RX (xczu11_0) 25.313 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
% Link 13	Quad_131/MGT_X0Y17/TX (xczul1_0) Quad_131/MGT_X0Y17/RX (xczul1_0) 25.312 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	
N Link 14	Quad_131/MGT_X0Y18/TX (xczu11_0) Quad_131/MGT_X0Y18/RX (xczu11_0) 25.315 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	1
% Link 15	Quad_131/MGT_X0Y19/TX (xczu11_0) Quad_131/MGT_X0Y19/RX (xczu11_0) 25.340 Gbps	1.286E14	0E0	7.779E-15	Reset	PRBS 31-bit	~	PRBS 31-bit	~	3.08 dB (01100) 🗸	0.00 dB (00000) 🗸	950 mV (11000) 🗸	9
			100	1000		100000	-	60 C / / / /		1.000			
		1020	1		m	(70	AL.	CO	1		ног	T7	100
Dit	Error Data lower than 1E	1/									IIIUL		1. S. S. P. A.

TECHNOLOGY LAB

Bit Error Rate lower than 1E-14

25 Ghne

DAMC-FMC2ZUP

Recent developments from MicroTCA Technology Lab J. Marjanovic (MTCA Tech Lab/DESY), 2021-08-24, Page 10/20

White Rabbit endpoint



R PTP Corre Sync Monitor wrpc-v4.2 Sc = exit AI Time: Thu, May 18, 2017, 12:07:16 ink status: rrul: Link up (RX: 539, TX: 320) IPv4: 192.168.20.10 (static assignment doi: WG Slave Locked Calibrated TP status: slave ynchronization status: ervo state: enabled iming parameters: ound-trip time (mu): 743439 ps master-slave delay: 370167 ps master-slave delay: 724037 ps, RX: 235977 ps master PHY delays: TX: 24037 ps, RX: 235977 ps tabe PHY delays: TX: 24037 ps, RX: 8800 ps total Link asymmetry: 2105 ps total Link asymmetry: 2105 ps	
Al Time: Thu, Hay 18, 2017, 12:07:16 ink status: rul: Link up (RX: 539, TX: 329) IPv4: 192.168.20.10 (static assignment ode: wKSlave (ocked Calibrated TP status: slave ywchronization status: ervo state: TRACK_PHASE hase tracking: Oil ux clock 0 status: enabled iming parameters: ound trip time (mu): 743439 ps sater-slave delay: 370107 ps sater - slave delay: 370107 ps sater PHY delays: TX: 224037 ps, RX: 235977 ps table FTL delays: 3100 ps able FTL delay: 274623 ps table FTL delay: 274623 ps	
<pre>ink status: rm1.link up (RX: 539, TX: 329) IPv4: 192.168.20.10 (static assignment ode: WR Slave Locked Calibrated TP status: slave ymchronization status: ervo state: tracking: ON ux clock 0 status: enabled iming parameters: ound-trip time (mu): 743439 ps aster-slave delay: 370167 ps aster PHY delays: TX: 224037 ps, RX: 235977 ps aster PHY delays: TX: 224037 ps, RX: 235977 ps total link asymmetry: 27428 ps otal link asymmetry: 27428 ps otal link asymmetry: 27428 ps otal link asymmetry: 27428 ps</pre>	/ 18, 2017, 12:07:16
TP status: slave ynchronization status: ervo state: hase tracking: ON wx clock 0 status: enabled iming parameters: ound-trip time (mu): 743439 ps mater-slave delay: 370167 ps mater-slave delay: TX: 224037 ps, RX: 235977 ps mater PH7 delays: TX: 224037 ps, RX: 8800 ps tabe PH7 delays: J305 ps tabe PH7 delays: J305 ps table otfouries: 24642 ps	IPv4: 192.168.20.10 (static assignment)
ynchronization status: ervo state: hase tracking: ON ux clock 0 status: enabled iming parameters: ound-trip time (mu): 743439 ps mater-slave delay: 370107 ps mater Alve delay: TX: 224037 ps, RX: 235977 ps mater PHY delays: TX: 0 ps, RX: 8800 ps tal link asymmetry: 3105 ps block tripelay: 274625 ps	
hase setpoint: 15667 ps kew: 2 ps pdate counter: 105	ALSE 7451439 ps 370167 ps 224037 ps 224037 ps 9 ps, RX: 235977 ps 0 ps, RX: 8800 ps 3105 ps -3 ps 15667 ps 2 ps 105

one GTH connected to the Front Panel (special cable needed)

RESEARCH FOR GRAND CHALLENGES

or connection over FMC-4SFP+



Applications

ADS54J60EVM

- 1 GSPS, 16-bit ADC
- 2 channels
- JESD204B (at 10 Gbps)
- subclass 1 for sync

DFMC-DSx00

- ▶ 500/800 MSPS, 12-bit ADC
- 2 channels
- LVDS interface
- very low latency







- 1 and 10 Gigabit Ethernet
- up to 8 channel (two FMC-4SFP+)
- FPGA + ARM CPU



Latency comparison of ADCs with different interfaces,

https://indico.desy.de/indico/event/25669/session/2/contribution/52





DAMC-FMC2ZUP

Applications: Jupyter notebook

Jupyter notebook integrated with the DAQ subsystem

 $\mathsf{ADC} \ (\mathsf{on} \ \mathsf{FMC}) \to \mathsf{FPGA} \to \mathsf{AXI} \ \mathsf{DMA} \to \mathsf{Python} \ \mathsf{library} \ (\mathtt{pyudmaio}) \to \mathsf{Jupyter} \to \mathsf{Ethernet} \to \mathsf{Web} \ \mathsf{browser}$



DAMC-FMC2ZUP

Applications: PETRA IV Fast Orbit Feedback

- ► DAMC-FMC2ZUP provides excellent connectivity; MGTs to PCIe x4/x8, 8 point-to-point links, 16+8+8 lanes to FMCs, 2 to Zone 3 → data aggregation card
- different architectures for FOFB under consideration





CA HELMHOLTZ

RESEARCH FOR GRAND CHALLENGE

courtesy B. Dursun (DESY)

TECHNOLOGY LAB

- Advanced Mezzanine Card, compatible with MicroTCA.4
- Xilinx Zynq-7000 SoC (XC7Z030, XC7Z035 and XC7Z045)
- 48 bidirectional IOs: 3.3V and true 5V
- FMC slot (full LA bank, 2/4 MGTs)
- PCIe x2 Gen2 (x4 optional)
- Dual core ARM processor
- HDMI and USB to front panel
- Zone 3 Class D1.0



https://techlab.desy.de/products/amc/damc_fmc1z7io/



DAMC-FMC1Z7IO

Applications

DRTM-AD84 - Rear Transition Module

- ▶ 8 channel 10 MSPS, 16 bit ADC
- 4 channel 1 MSPS, 16 bit DAC



- DRTM-PZT4 Rear Transition Module
- 4 channel piezo driver



LISA phasemeter EGSE

- LISA = Laser Interferometer Space Antenna
- ground support for phasemeter (40 ch readout)
- Collaboration with University of Hamburg



Gefördert durch:

Bundesministerium für Wirtschaft und Energie

aufgrund eines Beschlusses des Deutschen Bundestages

Based on MicroTCA.4.1

RF backplane is used to distribute pilot tone and ADC clocks



MIC20

TECHNOLOGY LAB



RESEARCH FOR GRAND CHALLENGES



DAMC-FMC1Z7IO

RESEARCH FOR GRAND CHALLENGES

Applications: D-TACQ DAQ

D-TACQ Solutions Ltd (https://www.d-tacq.com/) is evaluating Z7IO for their systems.

Example: EPICS IOC running on Z7IO



TECHNOLOGY LAB

- 8 channels, 800 MSPS, 12 bit digitizer (1600 MSPS with 4 channels)
- 2.7 GHz analog bandwidth (-3dB)
- Single-ended analog RTM connection (Class RF1.0) https://techlab.desy.de/resources/zone_3_recommendation
- Input from front (SSMC) or rear (RTM)
- Memory: 4GB DDR4-2666
- Dual-Loop Low-Jitter PLL On-board
- Ultra-low latency



AFE+ADC+interface latenc



RESEARCH FOR GRAND CHALLENGE

DRTM-DS812FT Feedthrough RTM (Class RF1.0)

TECHNOLOGY LAB



- 8 channels, 800 MSPS, 12 bit digitizer (1600 MSPS with 4 channels)
- 2.7 GHz analog bandwidth (-3dB)
- Single-ended analog RTM connection (Class RF1.0) https://techlab.desy.de/resources/zone_3_recommendation
- Input from front (SSMC) or rear (RTM)
- Memory: 4GB DDR4-2666
- Dual-Loop Low-Jitter PLL On-board
- Ultra-low latency



AFE+ADC+interface latency



DAMC-DS812ZUP

Connectivity



PCle gen3 x8 - 4.3 GB/s reached

<pre>\$ xdma-dma-from-device -d /dev/xdma/slot2/c2h0 -a 0x400000000 \</pre>	
#0: CLOCK_MONOTONIC 0.368244053 sec. read 1073741824/1073741824 by	/tes
#1: CLOCK_MONOTONIC 0.227387605 sec. read 1073741824/1073741824 by	/tes
/dev/xdma/slot2/c2h0 ** Average BW = 1073741824, 4386.13818	

AMC1	AMC2
411	411
x8	x8
8 GT/s	8 GT/s

40 Gigabit Ethernet (QSFP on front panel)

is Up, 40 Gbps Full Duplex, Flow Control: None 153.711976] i40e 0000:01:00.0 enpls0: NIC Link is Down 156.334116] i40e 0000:01:00.0 enpls0: NIC Link is Up, 40 Gbps Full Duplex, Flow Control: None i40e 0000:01:00.0 enp1s0: NIC Link is Dowr





Activities

Training courses

- Basic and Advanced training courses
- focus on experimental physics
- virtual format: Zoom + remote access
- starts at 15:00 (UTC+8), one hour break at 18:00 (UTC+8) and ends at 22:00 (UTC+8)¹
- Custom training (for individual organizations)



Next dates: Basic: 15 - 16 September 2021 Advanced: 8 - 9 September 2021

¹times are flexible according to the audience

https://techlab.desy.de/services/training/



Recent developments from MicroTCA Technology Lab J. Marjanovic (MTCA Tech Lab/DESY), 2021-08-24, Page 20/20

谢谢

Thank you

https://techlab.desy.de Deutsches Elektronen-Synchrotron DESY A Research Centre of the Helmholtz Association Notkestr. 85, 22607 Hamburg, Germany

