

# Omega

## 2<sup>nd</sup> generation ASICs for CALICE/EUDET





LA TAILLE




*Orsay MicroElectronic Group Associated*

- 1 m<sup>3</sup> **prototype for physics** tests
  - Goal : study particle flow algorithm and validate Geant 4
- SiW ECAL
  - 9 600 readout channels since 2004
  - **FLC\_PHY3 chip [LAL]** 18ch analog
- 1 m<sup>3</sup> Analog HCAL : tiles + SiPM
  - 8400 channels since 2005
  - **FLC\_SiPM chip [LAL]**
- 1 m<sup>3</sup> Digital HCAL : RPCs
  - 400 000 readout channels
  - **DCAL chip [FNAL]**, 64ch 0.25 $\mu$ m
  - In fabrication, [see talks by J. Repond and H. Weerts](#)
  - Alternative R&D with GEMs &  $\mu$ Megas : [see talks by A. White and M. Chefdeville](#)




# Second generation ASICs


- Add auto-trigger, analog storage, digitization and token-ring readout !!!
- Include power pulsing : <1 % duty cycle
- Address integration issues asap
- Optimize commonalities within CALICE (readout, DAQ...)




**FLC\_PHY3  
(2003)**




**HARDROC2**  
SDHCAL RPC  
64 ch 16 mm<sup>2</sup>



**SPIROC2**  
AHCAL SiPM  
36 ch 30 mm<sup>2</sup>







**SKIROC2**  
ECAL Si  
64 ch. 70 mm<sup>2</sup>







# HARDROC: HAdronic Rpc Digital ReadOut Chip




- Variable gain (6bits) current preamps (50Ω input)
- Auto-trigger on 1/2 MIP
- Store all channels and BCID for every hit. Depth = 128 bits
- Data format :  
128(depth)\*[2bit\*64ch+24bit(BCID)+8bit(Header)] = 20kbits
- Power dissipation : 1.5 mW/ch (unpulsed)-> 7 μW with 0.5% cycle
- Large flexibility : >500 slow control settings
- SiGe 0.35μm sept 06 and june 08



# Trigger efficiency measurements





Fully equipped scalable m<sup>2</sup> RPC SDHCAL detector built by IPN Lyon

Slab #1

DIF #1

Slab #2

DIF #2

GRPC

Slab #3




Fully equipped scalable large MicroMégas detector built by LAPP Annecy

# Digital data path



- Low power token ring transmission
- Open collector bus, scalable to several meters. 1 V swing.
- Redundant data lines
- Clock power management incorporated in chip
- **Readout and DAQ2 validated with  $\mu$ Megas and RPC m<sup>2</sup> detectors**
- Important issues with PCB design





# Power pulsing on Hardroc 2 ASU : Power consumption


Power pulsing tested at detector level by IPN Lyon

Bias decoupling capacitors removed : performance unchanged

“Awaking time” = 20  $\mu$ s

Power pulsing gives 80% power reduction. Goal is 99.5 !


10  $\mu$ W/ch => 24h operation of full slab with 2 AAA batteries !



← 100 mV - 200 mA


← 620 mV - 1,20 A (48 chips)

Permanent consumption due to off-chip LVDS drivers !



# HaRDROC status





- 10000 HARDROC2B in production in march10
  - Ready to equip one large m<sup>3</sup> RPC prototype
  - See talks by K. Belkadhi and N. Lumb
  - Chips expected in june 2010
  - Detector assembly by autumn 2010
- HR2B not optimized for micromegas
  - Late information on signal amplitude and speed (150 ns)
  - => Thresholds around 2 fC
  - => slower "fast" shaper needed
  - Needs charge preamp
  - => High voltage protection studies are mandatory, combined with preamp
  - Joint development with LAPP Annecy of chip combining DIRAC front-end preamplifier and HR2B backend, expected for june 2010
  - See talk by M. Chefdeville




# AHCAL: Technological prototype




- SiPM detector: 40 layers of 1.5 m<sup>2</sup> 2 cm thick steel plates interleaved with cassettes of 296 scintillating tiles (3x3 cm<sup>2</sup>) readout by SiPMs
- FE Chip embedded inside the detector
  - Thickness:critical issue: Mother boards (HBU) are sandwiched between 2 absorber plates



- Internal input 8-bit DAC (0-5V) for individual SiPM gain adjustment
- **Energy measurement : 14 bits**
  - 2 gains (1-10) + 12 bit ADC: 1 pe  $\rightarrow$  2000 pe
  - Variable shaping time from 50ns to 100ns
  - pe/noise ratio : 11
- **Auto-trigger on 1/3 pe (50 fC)**
  - pe/noise ratio on trigger channel : 24
  - Fast shaper :  $\sim 10$  ns
  - Auto-Trigger on  $\frac{1}{2}$  pe
- Time measurement : 1 ns
  - 12-bit Bunch Crossing ID
  - 12 bit TDC step  $\sim 100$  ps
- Analog memory for time and charge measurement : depth = 16
- Low consumption :  $\sim 25$   $\mu$ W per channel (in power pulsing mode)
- Individually addressable calibration injection capacitance
- Embedded bandgap for voltage references
- Embedded 10 bit DAC for trigger threshold and gain selection
- Multiplexed analog output for physics prototype DAQ
- 4k internal memory and Daisy chain readout










# Analog Performance



SiPM 753 SPIOC HG 100fF 50ns external hold




$C_f = 700\text{fF}$ ,  $\tau = 50\text{ns}$ ,  $C_c = 100\text{pF}$ , 20dB




# Internal 12-bit ADC performance





Mean(Voltage)




Mean(Channel\_relative)1




Residual(Voltage)



- 50 chips **SPIROC2** produced in june 2008 to equip AHCAL and ECAL EUDET modules
  - Package TQFP208 (w=1.4 mm)
  - Difficult slow control loading (cf HR2b)
  - Measurements gradually coming in
  - Collab LAL, DESY, Heidelberg
  - New preamp developed in Heidelberg [Wei Shen] for lower gain SiPM
  - See talk by R. Fabbri
- External users :
  - astrophysics PEBS (Aachen), medical imaging (Roma, Pisa, Valencia...), nuclear physics (IPNO), Vulcanology (Napoli)




©M. Reinecke (DESY)




©W. Karpinski (Aachen)



# Single-Photon Peaks I



- Autotrigger mode
- Linearity
- Power pulsing
- Time measurement
- 2 versions have been fabricated for EUDET
  - SPIROC2A : same as v2, slow control fixed
  - SPIROC2B : individual gain adjustment






- SPIROC2 used as SKIROC emulator
  - only preamp differs
  - 36 channels instead of 64
  - Limited dynamic range ( $\sim 500$  MIPs)
  - Tests starting with FEV7 to address embedding issues
  - Noise tests on testboard proceeding (ENC  $\sim 1$  ke-)
- SKIROC2 submitted with production run
  - 64 channels,  $70 \text{ mm}^2$
  - Very large dynamic range: HG for 0.5-500 MIP, LG for 500-3000 Mip
  - Testability at wafer level



# SKIROC2 One channel block scheme



- SPIROC
- SKIROC
- HARDROC
- PARISROC



10-bit dual DAC – common to 64 channels


● New...

# Conclusion

- Chips in production for technological prototypes
  - Chips expected june 2010
  - Detector assembly fall 2010
- Lots of important tests ahead
  - Power pulsing
  - Coherent noise
  - Power dissipation
  - timing
  - System aspects
  - DAQ



- Data rate (Spiroc/Skiroc) : naive estimate
  - Volume :  $36\text{ch} \times 16\text{sca} \times 50\text{bits} = 30 \text{ kbit/chip}$
  - Conversion time :  $16 \times 100 \mu\text{s} = 1.6 \text{ ms}$
  - Readout speed 5 MHz (could be increased to 10-20 MHz)
  - 8 chips/DIF line (one FEV only)
  - Total :  $1.5\text{ms} + 30000 \times 200\text{ns} \times 8 = 50 \text{ ms}/16 \text{ events} = 3 \text{ ms/evt} \Rightarrow 300 \text{ Hz during spill}$



- Overall readout rate
  - « Add » 1-10% power pulsing : 3-30 Hz effective rate
  - Pessimistic as assuming all chips full
  - **interesting tests to be done**
- Note : readout electronics designed for ILC low-occupancy, low rate detector **≠ Testbeam !!**

# Read out: token ring

- Readout architecture common to all calorimeters
- Minimize data lines & power

