

# Status Report on SOI

### Miho Yamada (TMCIT) <u>myamada@metro-cit.ac.jp</u> and SOI PIXEL R&D group



# **SOI Pixel Sensor**

### **SOI:** Silicon-on-Insulator technology

Utilize 0.2 µm FD-SOI CMOS process by Lapis Semiconductor Co. Ltd.

### **SOI** Pixel Detector: Monolithic type detector

- LSI is processed on Buried Oxide layer (BOX)
- Smaller pixel size, complex circuit in pixel
- Low material budget
- High speed, low power
- Less single event effects (SEE) probability
- Low cost

### **Double SOI Pixel Detector**

Middle Si layer suppresses

- Back gate effect
- Sensor-Circuit cross talk Middle Si layer shields coupling between sensor and circuit. It is useful for analog and digital mixed circuit in pixel.
- Radiation damage (TID)
  - It is able to compensate electric field generated by trapped holes in the BOX. It can be used in high radiation environment (~1MGy).
  - (K. Hara, Vertex2017, Sep. 11-15, 2017, Las Caldas)

### **Double SOI Pixel Detector**



Illustrated by T. Tsuboyama (KEK)

Sensor thickness: 50 - 500 µm Sensor Resistivity: > 1 k $\Omega$ ·cm SOI2 thickness: 150 µm (*n*-type) SOI2 Resistivity:  $< 10 \Omega \cdot cm$ 



# **ILC Experiment and Vertex Detector**

e+ bunch

positron

11 km

### **ILC Experiment**

- e+e- linear collider
- Center of mass energy: 250 500 GeV (extendable to 1 TeV) •
- Precise measurement of the Higgs boson
- Search for physics beyond the Standard Model



ILC TDR vol.4: Detectors ILD Concept Group, T. Abe et al., arXiv:1006.3396 [hep-ex].

### ILC detector concept (ILD)





# **ILC Experiment and Vertex Detector**

### **Requirements:**

- 1) Single point resolution: better than 3 µm Pixel size:  $\sim 20 \times 20 \ \mu m^2$
- Time resolution: single-crossing (554 ns interval) time resolution 2)
- 3) Detector occupancy: < 2 %
- 4) Low material budget:  $X \le 0.1 0.2 \% X_0$  / Layer corresponds to  $\sim 100 - 200 \,\mu\text{m}$  Si, (supports, cables and cooling add further material) low-power ASICs (~ 50 mW/cm<sup>2</sup>) + gas-flow cooling

Radiation hardness: 5)

> TID : < 1 kGy / yearNIEL: <  $10^{11}$  1MeV  $n_{eq}$  / cm<sup>2</sup> / year

ILC TDR v4 Detector LC Vertex / Tracking R&D 2nd Nov. 2015



# **Architecture of SOFIST**

### In a Pixel

- Pre-amplifier

### - Comparator

Keep the analog signal and time stamp if a signal exceeds a threshold  $V_{\rm th}$ .

### - Shift register (Hit memory)

Latch for multiple memories.

### - Analog signal memory

Store signal charges up to two (or more) hits.

### - Time stamp circuit

Store time stamps up to two (or more) hits.

### **On Chip**

**Column ADC** 

Digitize analog signal and time stamp.

### - Zero-Suppression logic

Extract hit pixels and reduce the data to transfer to backend.



### **SOFIST Pixel Circuit**



Two SOFIST4 chips (lower and upper) are connected by micro bump (3 µm diameter) pixel by pixel.  $\rightarrow$  Keep pixel size small and implement complex circuit three dimensionally.



Lower

Lower Chip (Pixel):

Used as sensor and implement analog circuit in a pixel.

Upper Chip (Pixel):

Sensor layer is removed by wet etching and then formed AI pad for wire bonding on the BOX.

Digital circuits/memories are implemented in a pixel.

by Tohoku-Micro Tec (T-Micro), M. Motoyoshi http://www.t-microtec.com

The 2021 International Workshop on the High Energy Circular Electron Positron Collider



6

Two SOFIST4 chips (lower and upper) are connected by micro bump (3 µm diameter) pixel by pixel.  $\rightarrow$  Keep pixel size small and implement complex circuit three dimensionally.

Upper



Lower

### **SOFIST4** Chip

Chip size:  $4.45 \times 4.45 \text{ mm}^2$ Pixel size:  $20 \times 20 \ \mu m^2$ Active area:  $2.08 \times 2.08 \text{ mm}^2$ Sensor type: FZ p-type Sensor thickness: 300 µm Sensor resistivity:  $3 - 10 \text{ k}\Omega \cdot \text{cm}$ 



### Lower and Upper Pixel Layout

The 2021 International Workshop on the High Energy Circular Electron Positron Collider



7

## **Beam Test**

**Beam**: 120 GeV proton (Fermilab Beam Test Facility) **DAQ rate**: ~120 events/s





### SOFIST4

Pixel array:  $104 \times 104$  (2 × 2 mm<sup>2</sup>)

### **FPIX2 (SOIPIX)**

Telescope for SOFIST

### σ ~0.7 μm

120 GeV

Proton beam

Pixel size:  $8 \times 8 \,\mu m^2$ Pixel array:  $128 \times 128 (1 \times 1 \text{ mm}^2)$ Readout: External 12-bit ADC







## **Hit Correlation**



### \* Active area: FPIX2: $1 \times 1 \text{ mm}^2$ , SOFIST4: $2 \times 2 \text{ mm}^2$

FPIX2



SOFIST4

20

15



### Development for the CEPC vertex

- SOI technology offers unique opportunity to meet the challenge
  - Identified as a sensor option in the CDR (Concept Design Report)
  - Active R&D by the IHEP group
- Precision of flavor tagging driven by the physics program
  - Tagging efficiency and purity
  - Higgs @ 250GeV, W @ 160 GeV, Z @ 90 GeV
- Continuous colliding mode
  - Duty cycle ~ 50% @ Higgs, close to 100% @ W/Z

  - Power pulsing proposed for the linear collider, not beneficial here  $\bullet$

### Colliding mode and bunch spacing

	Higgs	W	Z (3T)	Z (2T)
Center-of-mass energy (GeV)	240	160	91	
Luminosity/IP (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	3	10	16	32
Total Integrated Luminosity (ab <sup>-1</sup> ) -2 IP	5.6	2.6	8	16
Bunch numbers ( <mark>Bunch spacing</mark> )	242 ( <mark>680 ns</mark> )	1524 ( <mark>210 ns</mark> )	12000 ( <mark>25ns + 10% gap</mark> )	

• Strong constraint on the operation mode and power consumption of pixel sensor

### Design guideline in general

- 1-bit binary readout scheme adopted in the pixel sensor design
  - Small pixel size to enable spatial resolution < 3  $\mu m$
  - In-pixel discriminator to eliminate the excessive driven current
  - Zero-suppression to minimize the data load on-chip
  - Hit processing within O(1  $\mu$ s) to keep the occupancy low



Sketch to illustrate the readout scheme

for low power

### Investigation on the spatial resolution

- Pitch and cluster size (# of pixel per hit) are the most relevant
  - Shrinking of pitch is limited by the layout area of pixel circuit
  - Cluster size relies on the signal charge sharing and discriminator threshold applicable
- CPV-1/2/3 dedicated to study spatial resolution
  - Voltage amplifier, DC Gain ~ 10
  - CDS to eliminate the KT/C reset noise
  - Inverter as discriminator
  - Sequential readout via a single port
  - Minimum matrix pitch = 16 μm



CPV-2 (2.9  $\times$  2.9 mm<sup>2</sup>) mounted on the PCB





Matrix and steering logic in CPV-1/2

### Highlight of test results from CPV-2

- Position residual measured on the CPV-2
  - Fully depleted sensor thickness 75  $\mu$ m
  - 1064nm laser beam, focused to 3.4 μm
  - Calibrated with <sup>59</sup>Fe X-ray source
  - Threshold set to 200 e<sup>-</sup>
- $\sigma = 0.5$  pitch /  $\sqrt{12} = 2.3 \mu m$  achieved
  - Small pitch (~16 μm) is essential





 $\sigma$  of position residual at different laser beam intensity



### Exploring the 3D technology on CPV4 design

- 2 tiers to accommodate the full-functioned pixel:  $17 \times 21 \, \mu m^2$  on each
  - Lower tier: PDD sensing diode + amplifier/comparator
  - Upper tier: Hit D-Flipflop + Control register + AERD readout\*
- 2 vertical connections in each pixel: comparator output and test switch
  - Power / ground connection implemented in the I/O pad ring
- Critical to make the PDD and analog front-end compatible
  - $V_{thr.}$  shift by -70 mV/PMOS, 50 mV/NMOS as the PDD depleted (-4V)

\*AERD proposed in NIMA 785 (2015) 61-69



3D bumps marked with 📃

4 pixels arranged in 2 columns

### Functional verification of CPV-4 before 3D integration

- Quick test on the Lower and upper tier **separately** 
  - Checkpoint before the 3D integration
- Leakage current reduced successfully by
  - Optimization of PDD implant dose
  - 1 Bias Ring + 4 Guard Ring + 1 Current Collecting Ring ullet
- Analog frontend operated with the PDD sensor
  - Analog waveform inspected on oscilloscope
- Digital logic functions have been verified also





Analog frontend w/o PDD Test charge injected ~ 100 e<sup>-</sup>



# Summary

We are designing and developing a monolithic type pixel detector with SOI technology for vertex detector.

### SOFIST4 and CPV4 is SOI based 3D stacking pixel sensor using Au micro bump connection pixel by pixel

### **SOFIST1 & 2:**

Position resolution:  $\sim 1.4 \ \mu m$ , Time resolution:  $\sim 1.55 \ \mu s$  (Analog signal readout) SOFIST4:

3D stacking bump connection yield ~99.9 %

Successfully detected hits by 120 GeV proton beam.

Confirmed hit correlation between telescopes.

 $\rightarrow$  Still working on the beam test data analysis (alignment, tracking and position resolution).

### **CPV 2:**

Position resolution: ~2.3 µm (Binary readout)

### **CPV4**:

Lower and Upper chips have already delivered to IHEP. Quick test before 3D stacking for the analog signal amplifier and discriminator (lower tier) are working well. Digital part (upper tier) test have also verified.

High spatial resolution, highly-integrated, complex circuit, low power and low material budget are common issues for the ILC and CEPC experiment.



# Backup

# PDD

### A SOI Pixel Detector Using Pinned Depleted Diode Structure (SOIPIX-PDD)



- Pinned Surface of Si Substrate with High Density Holes  $\rightarrow$  Very Low R-G Dark Current
- Buried Channel  $\rightarrow$  No Carrier Loss Due to Si-SiO<sub>2</sub> Interface Traps → Nearly 100% Charge Collection Efficiency
- Lateral Electric Field to Gather Electrons into an n<sup>+</sup> Sensing Node → High Sensitivity and Low Noise Due to Small Sensing Capacitance

Shizuoka University, University of Kyoto, University of Miyazaki and KEK of SOIPIX R&D Group





# **ILC Experiment and Vertex Detector**

### **ILC Experiment**

- e+e- linear collider
- Center of mass energy: 250 500 GeV (extendable to 1 TeV)
- Precise measurement of the Higgs boson
- Search for physics beyond the Standard Model

Typically ~10 µm spatial resolution for pixel detector



Ref: LHCb Collaboration

Ref: D0 experiment

Jet

Vertex

Secondary

Verte

do



Existence of *b*, *c* quarks and tau lepton in event



Tag algorithms have been developed in each experiment, however, precision of *b*, *c*, and tau identification depends on the performance of the silicon detectors.









### Sensor Thickness: 65 µm



### **Timestamp correlation between** SOFIST ver.2 #1 and #2

**Timestamp difference between** SOFIST ver.2 #1 and #2



### Intrinsic resolution: $2.19/\sqrt{2} \sim 1.55 \,\mu$ s

2021/11/8





### **Timestamp residual**

Timestamp difference between #1 and #4.



### Intrinsic resolution: $2.71/\sqrt{2} \sim 1.92 \,\mu s$

### Sensor Thickness: 300 µm

### Pixel size: $30 \times 30 \ \mu m^2$



timestamp memories.

period.



### **Analog signal**

Represent stable laser pulses (~180 ADC).

### Timestamp

Show different timing of the laser injection (110, 490, 880 ADC).



Normal SOIPIX













Upper Chip



Wire bonding pad for packaging



**3D Stacking SOIPIX** 



# SOFIST4, β-ray track

\*The sensors we have evaluated were single-SOI FZ-n type sensor due to the process issue of the 3D stacking.  $\rightarrow$ Comparator, Shift-register and Timestamp functions does not work at this time.





# **SOFIST4, Bump Connection Yield**

\*The sensors we have evaluated were single-SOI FZ-n type sensor due to the process issue of the 3D integration.  $\rightarrow$ Comparator, Shift-register and Timestamp functions does not work at this time.



The 2021 International Workshop on the High Energy Circular Electron Positron Collider



### DAQ

### **Operation of each detector in 1 event tag (DAQ period)**



DAQ period (1 event tag)					
umulation time (~500 μs)		Read time			
t / Hit detection / Store	X	Readout			
re-amp. every 2 μs / Hit detection / re (analog signal/timestamp).					
Store		Readout			
set pixel amp. before START ntegrate signal for 500 μs.					
Time record	X	Readout			
ord elapsed time after START every hit detection for 500 μs.					

![](_page_28_Picture_7.jpeg)

# Alignment by Infrared Laser

![](_page_29_Figure_1.jpeg)

The 2021 International Workshop on the High Energy Circular Electron Positron Collider

![](_page_29_Picture_5.jpeg)

**Alignment Mark** 

+

![](_page_29_Picture_6.jpeg)

![](_page_29_Picture_7.jpeg)

![](_page_29_Picture_8.jpeg)

# **Sensor Thinning by DISCO TAIKO Process**

### TAIKO Process by DISCO Corporation (Japan) https://www.disco.co.jp/eg/index.html

![](_page_30_Figure_2.jpeg)

The 2021 International Workshop on the High Energy Circular Electron Positron Collider

Ring Grinding

![](_page_30_Picture_14.jpeg)

![](_page_30_Picture_15.jpeg)

# **Sensor Thinning by DISCO TAIKO Process**

TAIKO Process by DISCO Corporation (Japan) https://www.disco.co.jp/eg/index.html

![](_page_31_Figure_2.jpeg)

![](_page_31_Figure_3.jpeg)

![](_page_31_Figure_7.jpeg)

Leak current increased by ~1.5 orders of magnitude. No break down by 400 V after thinning.

Still investigating these behavior.

-450

![](_page_31_Picture_12.jpeg)

![](_page_31_Picture_13.jpeg)

### S/N

Noise\_SOFIST2\_IP-18\_RunID\_0180

![](_page_32_Figure_2.jpeg)

### High Voltage Scan

![](_page_32_Figure_4.jpeg)

2021/11/8

![](_page_32_Figure_6.jpeg)

### **SOFIST** setup

Readout: 12 bit external ADC (on DAQ board) Sensor bias voltage = -20 V (~1 k $\Omega$ ·cm) Sensor thickness 65 µm (Thinned sensor)

### Clustering

- 1) find seed pixel which is  $\geq$  10  $\sigma$
- 2) add pixels which are  $\geq 5 \sigma$  to cluster.
- 3) check 2) for  $3 \times 3$  pixels centered on the seed pixel.

![](_page_32_Picture_14.jpeg)