




The 2021 International Workshop on the High Energy Circular Electron Positron Collider

November 8-12, 2021, Nanjing, China

*Consolidate the optimization and design of both accelerator and detectors and aim for a TDR in 2 years
Deepen the cooperation between the industry and high energy physics community*

Highlights of the detector R&D

Paolo Giacomelli
INFN Bologna



Outline

-  **Some considerations...**
-  **Silicon trackers**
-  **Timing detectors**
-  **Gas chambers**
-  **Calorimeters**
-  **Muon detectors**
-  **Conclusions**

Caveat

All the material presented is from other people's work

All errors and omissions are mine...


Some considerations

Some considerations

- Higgs factory detector R&D in the global R&D landscape

Future Projects Timeline

Agreed Working Hypothesis



- Funding for “future” projects and “blue sky” R&D is scarce

Some considerations

AIDAInnova project funded by EU H2020 programme

H2020-INFRAINNOV-2020-2, <https://cordis.europa.eu/project/id/101004761>

focus on Strategic R&D in the pre-TDR phase

- ++ Forces groups to collaborate with similar projects
- Specific funding rather limited

Eventually, projects need ear-marked funding



Some considerations

Find and exploit synergies

- **Ongoing experiments upgrades**
 - **CMS&ATLAS timing detectors, CMS HGCAL, ALICE vertex upgrade, etc.**
- **Existing detector R&D programs**
 - **AIDAInnova, CERN EP R&D, CALICE, CEPC detector R&D, other international and national funding programs, etc.**

Key4HEP is an excellent example of cross-experiment collaboration

- **SW experts from ILC, CLIC, CEPC, FCC, SCTF and more, all working together on its development**

We could have a similar approach to hardware technologies

- **Trackers, calorimeters, gas detectors, timing detectors, muon detectors, electronics, services, ...**


Silicon trackers

Silicon trackers



- **A lot of R&D on MAPS detectors from many different groups**
- **Profits from some ongoing (or planned) upgrades of current experiments**
- **Strong move to:**
 - **Smaller pixel size**
 - **Thinner detectors (low material)**
 - **Flexible detectors (bent detectors)**
 - **Faster and better integrated electronics with low power dissipation**
 - **Smaller scale technology (55, 65 nm)**
 - **Very small services (micro-channel cooling, ...)**

Creation of a novel platform for the implementation of innovative monolithic sensors compatible with standard CMOS fabrication processes

- ▶ Challenge: deployment of large-area system-grade CMOS sensors implementing scalable readout architectures with ultra-low power capability ($O(10 \text{ mW/cm}^2)$)
- ▶ Technology: LFoundry 110nm CMOS node, quad-well, high-resistivity bulk
- ▶ Active sensor thickness in the range $50 \mu\text{m}$ to $500 \mu\text{m}$
- ▶ Operation in full depletion with fast charge collection only by drift
- ▶ Small charge collecting electrode for optimal signal-to-noise ratio



Arcadia MD-main demonstrator chip



Top Padframe

Auxiliary supply, IR Drop Measure

Matrix

512x512 pixels, Double Column arrangement

End of Sector (x16)

Reads and Configures 512x32 pixels

Sector Biasing (x16)

Generates I/V biases for 512x32 pixels

Periphery

SPI, Configuration, 8b10b enc, Serializers

Bottom Padframe

Stacked Power and Signal pads

- * Pixel size 25 μm x 25 μm , Matrix core 512 x 512, 1.28 x 1.28 cm^2 silicon active area, "side-abutable"
- * Triggerless binary data readout, event rate up to 100 MHz/ cm^2
- **First Engineering Run** (SPW) takeout 11/2020, **silicon being tested**
- **2nd full CMOS maskset** mid-2021, fab out expected January 2022
- **3rd SPW mid-2022** with design fixes, explorative sensor and CMOS designs, new architectures with higher data throughput, full chip **demonstrator for fast timing** (R&D on sensors and electronics already started with 2nd SPW)



power consumption of 20 mW/cm^2 seems definitely reachable
demonstrator should provide the experimental confirmation

Mimosis sensor

- Process: Tower 180nm
 - 2020: MIMOSIS-1 fabricated
 - 2021 (late): MIMOSIS-2 submission
 - >2022: final chip, MIMOSIS-3

Sensing node

- High resistive epitaxial layer (25 μm for MIMOSIS-1)
- Benefits from process modification introduced by CERN
- 2 Couplings collection node - Front-End
 - DC and AC for biasing > 20V (J.Heymes DOI: [10.1088/1748-0221/14/01/P01018](https://doi.org/10.1088/1748-0221/14/01/P01018))





Key studies:
depletion role in trade-off position res. / radiation tolerance


charge diffusion studies

Position resolution

All results PRELIMINARY from R.Bugiel, TWEPP 2021




Low pixel noise



J. Baudot

Small pixel matrices

- Target: charge collection properties
- Parameter space exploration
 - Pitch 15 & 25 μm
 - Front-ends: source-follower / amplifier
 - Collection diode with
 - Standard and optimised process





Variants A/B/C

Variant D

Ongoing studies on stitching

MOSS Concept

(From G. Aglieri Rinella)



Very high granularity

Key aspects



- Yield !
 - Power domain
- Power dissipation
 - 66 pJ to transmit 1 bit over 30 cm

- Implement a large sensor abutting identical but functionally independent sub-units
 - Repeated Sensor Unit, Endcap Left, Endcap Right
 - Stitching used to connect metal traces for power distribution and long range on-chip interconnect busses for control and data readout



J. Baudot

Bendable MAPS in ALICE

Make use of the flexible nature of thin silicon





Build wafer-scale sensors



- ▶ Chip size is traditionally limited by CMOS manufacturing ("reticle size")
 - typical sizes of few cm²
 - modules are tiled with chips connected to a flexible printed circuit board


- ▶ New option: stitching, i.e. aligned exposures of a reticle to produce larger circuits
 - actively used in industry
 - a 300 mm wafer can house a sensor to equip a full half-layer
 - **requires dedicated sensor design**



M. Mager

65nm prototypes, MLR1



- ▶ Most “aggressive” chip in MLR1
- ▶ 32 × 32 pixels, 15 μm pitch
 - sizeable prototype, allows for “easy” test beam integration
- ▶ Asynchronous digital readout with ToT information
- ▶ Allows to verify:
 - sensor performance
 - front-end performance
 - basic digital building blocks
 - SEU cross-sections of registers



Digital Pixel Test Structure (DTPS)

DTPS test beam results

Telescope with DTPS




- ▶ Beam spot and trigger tuned to illuminate a small area
- ▶ Looking at tracks without hit in the DTPS, a clear 100% shadow is seen
- ▶ The area matches precisely the DTPS
- ▶ **166/166** tracks in region of interest
 - similar for second chip (**162/162**)
 - and even for both in coincidence (**83/83**)


M. Mager

Tracker prototype overview


Single chip



Quad module




A serial powering chain (up to 16 quads)



ATLASPix3 collaboration

Long stave

~4cm X 130cm




Y. Gao

ATLASPix3 collaboration

- New improved sensor designs suitable for tracking detectors for electron colliders
- Joint engineering run with LHCb 2020
- Several designs for CLIC, CEPC, DESY telescope upgrade (TELEPIX)
- Pixels $25\mu\text{m} \times 165\mu\text{m}$, $25\mu\text{m} \times 35\mu\text{m}$
- Key improvements
 - Reduced pixel size
 - Different amplifier and comparator types
 - Reduced power consumption

Matrix	Pixel size μm	Pixel type	Amplifier	Comparator
1	25x165	HVCMOS	N/C MOS	NMOS
2	25x165	HVCMOS	N/P MOS	CMOS
3	25x165	HVCMOS	NMOS	distributed
4	25x35	DMAPS	NMOS	CMOS



Reticle map

Ivan Peric: [UK-CEPC tracker workshop](#)


HV-CMOS sensor in 55nm technology

- We have started with design of the dedicated CEPC design in the HLMC 55nm HVCMOS technology
 - HLMC technology offers similar layers as TSI
- The test sensor should be submitted within an MPW run
- The run was originally planned for August 2021, it is postponed to March 2022
- An area of 3 x 2 mm is reserved for our design

ATLASPix3 collaboration



Chip layout




KIT
IHEP

Y. Gao

Silicon Tracker

Silicon tracker layout optimization and structure design




A big international effort



- Australia**
 - University of Adelaide
- China**
 - Harbin Institute of Technology
 - Institute of High Energy Physics, CAS
 - Northwestern Polytechnical University
 - Shandong University
 - T. D. Lee Institute - Shanghai Jiao Tong University
 - University of Science and Technology of China
 - University of South China
 - Zhejiang University
- Germany**
 - Karlsruhe Institute für Technologie
- Italy**
 - INFN Sezione di Milano, Università degli Studi di Milano e Università degli Studi dell'Insubria
 - INFN Sezione di Pisa e Università di Pisa
 - INFN Sezione di Torino e Università degli Studi di Torino
- UK**
 - Lancaster University
 - Queen Mary University of London
 - STFC - Daresbury Laboratory
 - STFC - Rutherford Appleton Laboratory
 - University of Bristol
 - University of Edinburgh
 - University of Liverpool
 - University of Oxford
 - University of Sheffield
 - University of Warwick

DEMONSTRATOR (SHORT STAVE)


QuadModule Concept



- Multiple modules on light composite support
 - Alternate tile pattern for hermeticity
 - Aggregation of data/optical conversion at the end-of-stave; serial powering
- Readout unit based on 4 chips
 - Shared services among 4 sensors by common power connections and configuration lines
 - Benefits of in-chip regulators to reduce connections

TSI 180 nm HV-CMOS



- Smaller pixel size (25 μ m) in ϕ direction
- Lower capacitance
- Amplifier and comparator design
- Electronics in pixel or periphery
- Daisy chain of readout


55 nm HV-CMOS




A Chinese foundry

MAPS projects in China

- Development of pixel sensor for CEPC are supported by
 - Ministry of Science and Technology (MOST)
 - National Natural Science Foundation of China (NSFC)
 - IHEP fund for innovation




MAPS project in China



TaichuPix-1

Chip size: 5 mm × 5 mm

Pixel size: 25 μm × 25 μm



TaichuPix-2

Chip size: 5 mm × 5 mm

Pixel size: 25 μm × 25 μm

■ Two MPW chips were fabricated and verified

- TaichuPix-1: 2019.06~2019.11
- TaichuPix-2: 2020.02~2020.06

■ Chip size 5 mm×5 mm with standalone features

- In-pixel circuitry:
 - Continuously active front-end
 - Two digital schemes, with masking & testing config. logics
- A full functional pixel array (64×192 pixels)
- Periphery logics
 - Fully integrated logics for the **data-driven readout**
 - Fully digital control of the chip configuration
- Auxiliary blocks for standalone operation
 - **High speed data interface** up to 4 Gbps
 - On-chip bias generation
 - Power management with LDOs
 - IO placement in the final ladder manner
 - Multiple chip interconnection features included

CMOS pixel sensors


	JadePix1 2015	JadePix2 2017	MIC4	JadePix3 2019
Architecture	Roll. Shutter + Analog output	Roll. Shutter + In pixel discri.	Data-driven r.o. + In pixel discri.	Roll. shutter + end of col. priority encoder
Pitch (μm^2)	33 × 33 / 16 × 16	22 × 22	25 × 25	16 × 26 / 16 × 23.11
Power con. (mW/cm ²)	--	--	150	~ 55* / <100
Integration time (μs)*	--	40-50	~3	~100
Prototype size (mm ²)	3.9 × 7.9 (36 individual r.o)	3 × 3.3	3.1 × 4.6	10.4 × 6.1
Main goals	Sensor optimization	Small binary pixel	Small pixel + Fast readout+ nearly full functional	Smaller pixel + Low power + fully functional

* Assuming a matrix of 512 × 1024 pixels


All prototypes in TowerJazz 180 nm process



JadePix1 (IHEP)



JadePix2 (IHEP)




MIC4 (CCNU & IHEP)



JadePix3 (IHEP, CCNU, Dalian Minzu Univ., SDU)

JadePix4




	S.P. resolution	Integration time	Average power
JadePix-4	<5 μm	~1 μs	< 100 mW/cm ²
JadePix-3	<3 μm	<100 μs	< 100 mW/cm ²

Optimized for fast readout


Taichupix1



Taichupix2



Full-size Taichupix




Chip size: 5 mm × 5 mm
Pixel size: 25 μm × 25 μm


1024*512 pixel array, FE-I3-like

High speed, deadtime~50ns@40MHz,
time stamp precision 25/50ns


Beam test



Laser test



Radiation test



TaichuPix-2 exposed to 6 keV X-ray up to 2.5 Mrad and beyond

BELLE II vertex detector upgrade


DMAPS in TJ 180 nm: Concept

- **Small sensor capacitance (C_d)**
 - Key for low power/low noise
- **Radiation tolerance challenges**
 - Modified process
 - Small pixel size
- **Design challenges**
 - Compact, low power FE
 - Compact, efficient R/O

W. Snoeys et al. <https://doi.org/10.1016/j.nima.2017.07.046>


$C_d \leq 3fF$ $P \approx \frac{S}{N} \approx \frac{Q}{C_d}$

Large scale demonstrator chip development



- MALTA Previous talk
 - Asynchronous readout
 - TJ-Monopix1
 - Synchronous column-drain R/O
- ↓
- Process modification enhancements, Cz substrate \Rightarrow improved efficiency
- ↓
- TJ-Monopix2: Improved full-scale DMAPS

We are here now




moustakas@physik.uni-bonn.de

AIDAinnova kick-off meeting – 14/04/2021


3

Tested several technologies: Thin DSSD, upgraded DEPFET pixel, SOI pixel, CMOS pixel


Silicon-On-Insulator (SOI) development




CPV-2 (2.9 x 2.9 mm²) mounted on the PCB



σ of position residual at different laser beam intensity



Exploring the 3D technology with the CPV4 design



4 pixels arranged in 2 columns

pixel: 17 x 21 μm²

M. Yamada




Micro-channel cooling

Minimize thermal resistance between heat source and heat sink

Crucial to keep FCCh detectors feasible within CO2 temperature range

Can also reduce the material involved in systems based on liquid or bi-phase coolant

$$\text{TFM} = \frac{(\Delta T \text{ fluid} - \text{sensor})}{\text{power density}}$$

approach	TFM
conventional  <p>(CFRP) Mechanical support Thermal conductive ledge Critical thermal contact! (ΔCTE, surface of contact...)</p>	20
integrated  <p>CARBON FOAM INPE</p>	12
microchannels  <p>Si DETECTOR BUMP BONDS READ-OUT CHIPS THERMAL INTERFACE SILICON SUBSTRATE EMBEDDED MICROCHANNELS</p>	5-8 liquid 3 bi-phase


see P.Petagna, [presentation](#), EIC tracking Workshop, Jul 24th 2018, A. Mapelli, [presentation](#), 3rd FCC Physics and Experiments Workshop

Gas Chambers

Gas central trackers

- The name of the game is low material
 - Achieve excellent momentum resolution
- TPC
 - Trying to solve the issues with the high-luminosity Z run
- Drift chambers
 - Gas mixtures lighter than air...
 - Offer also outstanding PID, especially using dN/dx
- 4th detector concept has a bit of both worlds:
 - Silicon tracker complemented with a
 - Drift chamber for improved PID

WASA_V1 ASIC layout




The power consumption is 2.33 mW/channel




Motivation for pixelated TPC

- Cluster counting
- Improved measurements for low angle tracks
- Improved double track separation
- Reduced hodoscope effect
- Lower occupancy
- Fully digital readout

MicroMegas production in 2021






Detector and ASIC



Pixelated TPC

8-QUAD module with field cage




The Ion back flow can be reduced by adding a second grid to the device.

It is important that the holes of the grids are aligned. The Ion back flow is a function of the geometry and electric fields. Detailed simulations – validated by data - have been presented in LCTPC WP #326.


With a hole size of 25 μm an IBF of 3×10^{-4} can be achieved and the value for IBF*Gain (2000) would be 0.6. Well below the specifications (<4).

Plan to test this idea




Ion backflow	Hole 30 μm	Hole 25 μm	Hole 20 μm
Top grid	2.2%	1.2%	0.7%
GridPix	5.5%	2.8%	1.7%
Total	$12 \cdot 10^{-4}$	$3 \cdot 10^{-4}$	$1 \cdot 10^{-4}$
transparency	100%	99.4%	91.7%



The 4th detector concept



4th detector concept's Drift chamber



A drift chamber (DC) placed between the Full Silicon Tracker (FST) layers, optimised for PID




- PID optimization requirement:

- Low sampling track length L
- Large primary ionization density ρ_{cl}
- High cluster counting efficiency ε

dN/dx resolution


$$\frac{\sigma_{dN/dx}}{dN/dx} \propto \frac{1}{\sqrt{L * \rho_{cl} * \varepsilon}}$$



IDEA Drift chamber: R&D program



- Studies on **new materials for DCH wires** → metal coated Carbon monofilaments to operate with safer wire tensions far away from the elastic limit (e.g. : a tension $T_c \geq 250$ N needs to be applied to 35 μ m C monofilament, but elastic limit is 830 N)
- Studies on **new polymeric fibers for DCH envelopes** → (e.g. conductive polymeric matrices) to strongly reduce gas permeability (Helium), to enhance electrical conductivity for electrostatic and radiofrequency shielding, to improve the transparency
- **Front-end, DAQ and pre-processing electronics for cluster counting** → FEE: wideband (1 GHz) amplifier (25 dB) low mass, low power, low noise, multichannel ($\times 8$) ASIC, 12 bit & 2 GSa/s digitizers, multi-channel (16/32) FPGA for filtering and data reduction
- Construction of **scale 1:1 prototypes** → to test the proposed innovative solutions for new materials
- **Test beam facilities** with identified beams of $e/\mu/\pi/K/p$ in the range 1-50 GeV/c → to experimentally determine the particle identification capabilities in the relativistic range

35 μ m C wire – Cu coated



IDEA Drift chamber: R&D program

- Beam test in parasitic mode (we could be main user in spring 2022) now ongoing at CERN (H8) with drift tubes :
 - @fixed muon momentum $\rightarrow N_{cl}$ versus cell size ($1 \times 1 \text{cm}^2$, $2 \times 2 \text{cm}^2$, $3 \times 3 \text{cm}^2$), gas mixture (90/10 to 75/25 He/ $i\text{C}_4\text{H}_{10}$), gas gain (1×10^5 to 5×10^5), sense wire diameters (15, 20, 25, 30 μm), angle between track and wire (0° , 30° , 45° , 60°) \rightarrow **measure counting efficiency vs cluster density, estimate cluster size distribution, study number of clusters versus space charge effects**
 - @muon momentum scan (few GeV/c to about 250 GeV/c, $\beta\gamma = 40 \div 1800$) and having chosen optimal conditions (gas mixture, gain, sense wire diameter, etc.) \rightarrow **measure relativistic rise** both for dE/dx and dN_{cl}/dx and use the experimental results to fine tune simulation for flavor physics and for jet flavor tagging (both in fast and in full simulation)
 - test and optimize counting algorithms



M. Primavera

Timing detectors


Timing detectors

- Timing detectors are used to improve PID
- Timing resolutions once unthinkable (<30 ns) are becoming a reality
- CMS and ATLAS are paving the way with large timing detectors for their Phase 2 upgrades
- Fast detectors under consideration at CEPC:
 - LGAD
 - MRPCs


LGAD development at IHEP

AC-LGAD sensors developed by IHEP

Sensors	Sensor size [μm]	AC-pad size [μm]	Pitch size [μm]
1-A7	1000	100	450
2-A2	2000	300	1200
2-A1	2000	600	1200
2-A3	2000	750	1000
4-A1	4000	1000	2000



- The timing resolution is about 15-17 ps (Laser testing)
- Almost no difference for different size of the pads




Sensors	Pad-pitch (μm)	Timing resolution (ps)
1-A7	100-450	15
2-A2	300-1200	16
2-A1	600-1200	17
2-A3	750-1000	17
4-A1	1000-2000	17

From laser test results, the pad size may not affect the time resolution of the AC-LGAD.


Beam testing should be done to check the real spatial and timing resolution.

Outer Si tracker for CEPC?


Baseline detector concept in CDR








Timing detector in Barrel region



MRPCs



Sealed MRPC



Sealed MRPC will be used for CEE-e TOF (2024)

B. Wang, W. Yi


Calorimeters

Calorimeters


- Very sophisticated calorimeters are proposed for CEPC
- High granularity calorimeters of various types, using the CALICE experience:
 - SiW
 - SDHCAL
 - T-SDHCAL
- Dual readout calorimeter placed outside of the magnet for IDEA
 - Very good hadronic energy resolution
 - Can be complemented with a crystal ECAL, placed inside the coil, for an exquisite e.m. energy resolution
- Also here a lot of R&D is ongoing

SiW ECAL: ready for 2021 test beam


Test bench 2018




Beam test 4 layers in 2019



15 layers in 2020:
15000 cells in readout



First cosmic (Adrian Irlles)



- Rapid development of compact readout electronics
- For the first time all components at hand that could be installed in a lepton-collider detector
- Beam test at DESY is ongoing: Nov. 1-15, 2021

Over 15 layers ready for beam test (FEV10, 11, 12, 13 and COB)

SiW ECAL: ready for 2021 test beam

“Live” from the DESY Beam Test

Fresh results (Nov. 8) from Roman Pöschl (IJCL)


Detector Setup



Detector in beam position



Hit maps of all 15 layers



- **DESY Beam Test 1/11/21 – 15/11/21**
 - Successful operation of the prototype composed of 15 layers (15360 cells)
 - Smooth data taking as we speak
 - Exciting and important results can be expected

SDHCAL R&D for future colliders

Detectors as large as 3m X 1m need to be built

Electronic readout should be the most robust with minimal intervention during operation.

Mechanical structure with minimal dead zone

Include time information **SDHCAL** → **T-SDHCAL**

T-SDHCAL

Timing is an important factor to identify delayed neutrons and better reconstruct their energy

How to achieve an excellent time resolution:

An **ASIC** with a fast preamplifier, precise discriminator and excellent TDC

→ **PETIROC** 32-channel, high bandwidth preamp (GBWP > 10 GHz),




< 3 mW/ch, dual time and charge measurement (Q > 50 fC)

→ TDC either internal or external


A fast-time **DETECTOR**

→ **MultiGAP** RPC is an excellent candidate

4-5 gaps of 250 μm each can provide 100 ps time resolution





S. Li



PFA ECAL prototype

- 16 super-layers with each super-layer consisting of 2 EBUs and 2 tungsten layers.
- The total radiation length $\sim 23.4 X_0$
- Scintillator strips (45mm*5mm*2mm) are arranged in alternating orthogonal layers and read out with SiPM
- 210 channels per EBU
- 12 fans at two ends for air cooling




质量检查




部件清洗




单元组装





探测器与电子学集成




Beam test at IHEP



Cosmic-ray test




Light yield ~ 20 ph.e./MIP




PFA HCAL

A full-size AHCAL prototype is being built

40 layers of 20 mm steel
+ 3 mm scintillator
+ 2 mm PCB




Mechanical design



Cooling design and simulation




Scintillator tiles production and quality control



~14k channels

Readout board development



RPC-SDHCAL

50cm x 35cm, 100cm x 100cm RPCs



We are now building 1m x 1m chambers.



Multigap Resistive Plate Chambers (MRPC)




Fast timing readout electronics for MRPC designed and manufactured

Using PETIROC chip from OMEGA group




Test platform have been constructed. The DAQ system is under development.


2020 Dual Readout prototype



Full prototype - 9 towers



Single tower





Electromagnetic dimensions of 10x10x100 cm³
 9 towers containing 16x20 capillaries (160 C and 160 S)
 Capillary tube with outer diameter of 2 mm and inner diameter of 1.1 mm
 1-mm-thick fibers

“Bucatini calorimeter”




Front end board
housing 64 SiPM

Fiber guiding system



Readout Boards CAEN A5202




Hamamatsu SiPM: S14160-1315
PS Cell size: 15 μm

2020 Dual Readout prototype


Two test beams in 2021: DESY and CERN

DESY with e^- 1-6 GeV



Preliminary - no filters used

SPS with e^+ 10-125 GeV




Preliminary
yellow filters used over scintillating fibers,
neutral filters used over clear fibers


L. Pezzotti

DR future prototypes

HiDRa2



1 Mini-Module (MM):
32 x 16 channel (512 ch)




1 Module:
2 x 5 MMs
→ 10 FEE boards
(8-channel grouping)
~ 13 x 13 x 200 cm³

Full hadronic shower containment calorimeter

17 modules, ~ 65 x 65 x 200 cm³

- 2 central modules with SiPMs
→ ~ 10 k SiPMs, ~ 20 FEE boards
- all others with PMTs
→ ~ 150 PMTs




G. Gaudio


Plate based + 3D printing calo (Korea)

“Short-term plan”

Module #1 (2x2)




Module #2 (3x3)



Prototype Detector (2021)


5x5 (460 mm)



“Mid-term plan”

Prototype Detector (2025)

5x5 (460 mm) TBD (budget is



Building more and more modules
2022-2025

- Mechanical supporter
- 3D-printing module
- 9.2x9.2cm modules: 9
- 1/2 modules: 13 (Opt1)
- 1/2 modules: 11 (Opt2)

Strong collaboration on DR calorimetry between INFN, Korea and USA

G. Gaudio

DR calorimeter

Dual-readout fiber-sampling calorimeter

- Longitudinally unsegmented fiber-sampling calorimeter
 - measure both EM & hadronic components simultaneously
 - fine unit structure with a high granularity
- Projective geometry with a uniform sampling fraction
 - more fibers in the rear than the front





$$S = E \left[f_{em} + \left(\frac{h}{e} \right)_s (1 - f_{em}) \right],$$

$$C = E \left[f_{em} + \left(\frac{h}{e} \right)_c (1 - f_{em}) \right]$$




$$f_{em} = \frac{(h/e)_c - (C/S)(h/e)_s}{(C/S)[1 - (h/e)_s] - [1 - (h/e)_c]}$$

$$\cot \theta = \frac{1 - (h/e)_s}{1 - (h/e)_c} \equiv \chi,$$



$$E = \frac{S - \chi C}{1 - \chi}$$





High granularity crystal ECAL



PMT



SiPM



PMT has better acceptance (full coverage of crystal transverse area) than SiPM, to be updated with larger SiPMs

Layout overview

- Transverse and longitudinal segmentations optimized for particle identification and particle flow algorithms
- Exploiting **SiPM** readout for contained cost and power budget

- **Timing layers**

$$\sigma_t \sim 20 \text{ ps}$$

- LYSO:Ce crystals ($\sim 1X_0$)
- $3 \times 3 \times 60 \text{ mm}^3$ active cell
- $3 \times 3 \text{ mm}^2$ SiPMs (15-20 μm)

- **ECAL layers**

$$\sigma_E^{EM}/E \sim 3\%/\sqrt{E}$$

- PWO crystals
- Front segment ($\sim 6X_0$)
- Rear segment ($\sim 16X_0$)
- $10 \times 10 \times 200 \text{ mm}^3$ crystal
- $5 \times 5 \text{ mm}^2$ SiPMs (10-15 μm)


- **Ultra-thin IDEA solenoid**

- $\sim 0.7X_0$


- **HCAL layer**

$$\sigma_E^{HAD}/E \sim 26\%/\sqrt{E}$$




- Scintillating and "clear" PMMA fibers (for Cherenkov signal) inserted inside brass capillaries



Crystal ECAL with IDEA's DR calorimeter



Event display



crystals + IDEA w/o DRO

crystals + IDEA w/ DRO

crystals + IDEA w/ DRO + pPFA






Sensible improvement in jet resolution using dual-readout information combined with a particle flow approach → 3-4% for jet energies above 50 GeV

M. Lucchini


Muon detectors

Scintillator-based detector

Optical coupling






From Belle II



Fiber comparison

Position	Time	Scintillation sample	Saint_Gobain			Kuraray		
			Entries	Mean	Entries×Mean (×10 ⁷)	Entries	Mean	Entries×Mean (×10 ⁷)
0-150 cm	1h	#1	10820	2617	2.83	12520	4892	6.12
		#2	10657	2462	2.62	12507	5260	6.58
70-80 cm	10h	#1	5872	1883	1.10	6031	4216	2.54
		#2	5838	2108	1.23	5998	4608	2.76



Silicon-based detector



Good improvement on fiber efficiency!




- Design new preamp
- Study with NDL SiPM
- Performance is good, but the 1*1 size is too small, while 3*3 is too large.

Study on NDL SiPM







X. Wang

μ RWELL-based detectors



New μ RWELL prototypes with 50cm long strips



7 μ RWELL prototypes with resistivity varying between 10 and 80 MΩm/□
Will allow to define best resistivity for final 50x50 cm² detector

2022-2024 R&D program

- Define the best resistivity of the DLC for both μ RWELL fundamental tiles and build the 50×50 cm² prototypes for the pre-shower and muon systems.
- Optimize the engineering mass construction process together with the ELTOS industry.
- Develop a custom-made ASIC for the μ RWELL with the experience obtained from the TIGER chip and to test the μ RWELL prototypes.
- Develop a new reconstruction algorithm, ML-based, to improve the resolution of μ RWELL.
- Simulation of the CEPC decay channels of interest to optimize the detector design with special emphasis on Long Lived Particles to show the impact of a performing tracked in the muon system instead of a tagger.

M4-right

x-coordinate scan in 2
y-coordinated positions



M4 right homogeneity scan

Development of a new ASIC

- Two large microRWell chambers M4 in Bologna;
- Ferrara has procured the Tiger electronics;
- Plan to start equipping the M4s with the TIGER next spring;
- Use a cosmic telescope to characterize the detector and the electronics and later to expose the chamber with the TIGER electronics to a test beam;
- Funding received to develop a new ASIC starting from the experience of the TIGER.

- We are living in a stimulating but uncertain situation: no consensus on the post-LHC accelerator, if not in general on a **Higgs and EW factory**
- Limited manpower to work on future projects
- Limited financial resources available for R&D for future experiments
- Small number of young detector experts
 - Even smaller number of young detector experts working on R&D for future experiments

Detector requirements for the various Higgs and EW factories (circular or linear) have more similarities than differences

Why not use the good example of key4HEP and take advantage and exploit the synergies between R&D plans for FCC-ee, ILC, CLIC, CEPC?

Conclusions

- 📌 A lot of material presented at this workshop
- 📌 Despite the limited resources a lot of R&D is ongoing on many of the technologies of interest to CEPC
- 📌 **Need for significant R&D in the next 4-5 years**
- 📌 Should try to use at best all the synergies between R&D programs for CEPC, FCC-ee, ILC, CLIC, current experiment upgrades, EU grants, other International and/or national grants, etc.
- 📌 We know how to build detectors for high energy e^+e^- collisions, but
 - **CEPC poses additional challenges**
 - ◆ Higher physics rates
 - ◆ Very large datasets at the Z^0 peak
 - ◆ Large datasets make CEPC the ultimate heavy flavour factory (b, c, τ)
 - ◆ Search for extremely rare events: LLPs, ALPS, HBL, ...
- 📌 We should prepare up to four detector concepts
 - 📌 **These concepts should include also engineering solutions**
 - 📌 Final detectors will likely be a mix-and-match of the various technologies discussed

Backup