

## **Highlights of the** detector R&D

### **Paolo Giacomelli INFN Bologna**



### The 2021 International Workshop on the **High Energy Circular Electron Positron Collider**

November 8-12, 2021, Nanjing, China

Consolidate the optimization and design of both accelerator and detectors and aim for a TDR in 2 years Deepen the cooperation between the industry and high energy physics community





### Outline

- Some considerations...
- Silicon trackers
- Timing detectors
- Gas chambers
- Calorimeters
- Muon detectors
- Conclusions

### All the material presented is from other people's work All errors and omissions are mine...

Highlights of the detector R&D - Paolo Giacomelli

#### <u>Caveat</u>





Highlights of the detector R&D - Paolo Giacomelli

11/11/2021





### Higgs factory detector R&D in the global R&D landscape **Future Projects Timeline** Agreed Working Hypothesis



11/11/2021





2035-2040

2040-2045

> 2045

### Funding for "future" projects and "blue sky" R&D is scarce

M. Vos









AIDAinnova project funded by EU H2020 programme

focus on Strategic R&D in the pre-TDR phase

++ Forces groups to collaborate with similar projects -- Specific funding rather limited

Eventually, projects need ear-marked funding

## H2020-INFRAINNOV-2020-2, https://cordis.europa.eu/project/id/101004761









### Find and exploit synergies

- Ongoing experiments upgrades
- CMS&ATLAS timing detectors, CMS HGCAL, ALICE vertex upgrade, etc.
- Existing detector R&D programs
  - AIDAinnova, CERN EP R&D, CALICE, CEPC detector R&D, other international and national funding programs, etc.

SW experts from ILC, CLIC, CEPC, FCC, SCTF and more, all working together on its development

### We could have a similar approach to hardware technologies

Trackers, calorimeters, gas detectors, timing detectors, muon detectors, electronics, services, ...

Key4HEP is an excellent example of cross-experiment collaboration





11/11/2021

Highlights of the detector R&D - Paolo Giacomelli

# Silicon trackers



7



### Silicon trackers

- A lot of R&D on MAPS detectors from many different groups
- Profits from some ongoing (or planned) upgrades of current experiments
- Strong move to:
  - Smaller pixel size
  - Thinner detectors (low material)
  - Flexible detectors (bent detectors)
  - Faster and better integrated electronics with low power dissipation
  - Smaller scale technology (55, 65 nm)
  - Very small services (micro-channel cooling, ...)





### Arcadia

### Creation of a novel platform for the implementation of innovative monolithic sensors compatible with standard CMOS fabrication processes

- Challenge: deployment of large-area system-grade CMOS sensors implementing scalable  $\geqslant$ readout architectures with ultra-low power capability (O(10 mW/cm2))
- Technology: LFoundry 110nm CMOS node, quad-well, high-resistivity bulk  $\geqslant$
- Active sensor thickness in the range 50  $\mu$ m to 500  $\mu$ m  $\geqslant$
- Operation in full depletion with fast charge collection only by drift  $\triangleright$
- Small charge collecting electrode for optimal signal-to-noise ratio  $\geqslant$



conductive epoxy









### **Arcadia MD-main demonstrator chip**



- Pixel size 25 µm x 25 µm, Matrix core 512 x 512, 1.28 x 1.28 cm<sup>2</sup> silicon active area, "side-abuttable" \*
- Triggerless binary data readout, event rate up to 100 MHz/cm<sup>2</sup> \*
- **First Engineering Run** (SPW) takeout 11/2020, **silicon being tested** ₽
- **2<sup>nd</sup> full CMOS maskset** mid-2021, fab out expected January 2022  $\triangleright$
- **3<sup>rd</sup> SPW mid-2022** with design fixes, explorative sensor and CMOS designs, new architectures with higher data ⊳ throughput, full chip demonstrator for fast timing (R&D on sensors and electronics already started with 2nd SPW)

### power consumption of 20 mW/cm<sup>2</sup> seems definitely reachable demonstrator should provide the experimental confirmation

Highlights of the detector R&D - Paolo Giacomelli





**Top Padframe** Auxiliary supply, IR Drop Measure

Matrix 512x512 pixels, Double Column arrangement

End of Sector (x16) Reads and Configures 512x32 pixels

Sector Biasing (x16) Generates I/V biases for 512x32 pixels

Periphery SPI, Configuration, 8b10b enc, Serializers

**Bottom Padframe** 

Stacked Power and Signal pads









## Mimosis sensor

#### Process: Tower 180nm

- 2020: MIMOSIS-1 fabricated
- 2021 (late): MIMOSIS-2 submission
- >2022: final chip, MIMOSIS-3

#### Sensing node

- High resistive epitaxial layer (25 µm for MIMOSIS-1)
- Benefits from process modification introduced by CERN
- 2 Couplings collection node Front-End
- DC and AC for biasing > 20V (J.Heymes DOI: 10.1088/1748-0221/14/01/P01018)





#### Key studies: depletion role in trade-off position res. / radiation tolerance



#### **PIXEL THRESHOLD + FPN**



Highlights of the detector R&D - Paolo Giacomelli

11/11/2021

### charge diffusion studies

#### Position resolution

#### All results PRELIMINARY from R.Bugiel, TWEPP 2021













11



## **CE-65nm sensors**

#### Small pixel matrices

- Target: charge collection properties
- Parameter space exploration
  - Pitch 15 & 25 µm
  - Front-ends: source-follower / amplifier
  - Collection diode with
  - Standard and optimised process



Variants A/B/C

### MOSS Concept

- Engineering run Q1 2022 in Tower-65 n
- Pixel pitch 18 / 23 µm to be confirmed

Very high granularity



- Repeated Sensor Unit, Endcap Left, Endcap Right
- Stitching used to connect metal traces for power distribution and long range on-chip interconnect busses for control and data readout

Highlights of the detector R&D - Paolo Giacomelli

Ongoing studies on stitching

Variant D

(From G. Aglieri Rinella)

25.5 mm



# 

14 mm

Periphery ~0.8 mm Pad h: 0.35 mm

### Key aspects

- Yield ! - Power domain
- Power dissipation
  - 66 pJ to transmit 1 bit over 30 cm

#### Implement a large sensor abutting identical but functionally independent sub-units

**J. Baudot** 





12



## **Bendable MAPS in ALICE**

### Make use of the flexible nature of thin silicon





- Chip size is traditionally limited by CMOS manufacturing ("reticle size")
  - typical sizes of few cm<sup>2</sup>
  - modules are tiled with chips connected to a flexible printed circuit board



- New option: stitching, i.e. aligned exposures of a reticle to produce larger circuits
  - actively used in industry
  - a 300 mm wafer can house a sensor to equip a full half-layer
  - requires dedicated sensor design



Highlights of the detector R&D - Paolo Giacomelli

#### 11/11/2021





















## 65nm prototypes, MLR1

- Most "aggressive" chip in MLR1
- >  $32 \times 32$  pixels, 15 µm pitch
  - sizeable prototype, allows for "easy" test beam integration
- Asynchronous digital readout with ToT information
- Allows to verify:
  - sensor performance
  - front-end performance
  - basic digital building blocks
  - SEU cross-sections of registers





#### Telescope with **DTPS**

### **Digital Pixel Test Structure (DTPS)**

### **DTPS test beam results**

- Beam spot and trigger tuned to illuminate a small area
- Looking at tracks without hit in the DPTS, a clear 100% shadow is seen
- The area matches precisely the DPTS
- **166/166** tracks in region of interest
  - similar for second chip (162/162)
  - and even for both in coincidence (83/83)





### Tracker prototype overview

Single chip



![](_page_14_Picture_4.jpeg)

### **ATLASPix3 collaboration**

![](_page_14_Figure_6.jpeg)

Long stave

 $\sim$ 4cm $\times$ I30cm

11/11/2021

#### Quad module

![](_page_14_Figure_13.jpeg)

![](_page_15_Picture_0.jpeg)

## Sensor design for electron colliders

### **ATLASPix3 collaboration**

- New improved sensor designs suitable for tracking detectors for electron colliders
  - Joint engineering run with LHCb 2020 ۲
  - Several designs for CLIC, CEPC, DESY telescope upgrade (TELEPIX)
  - Pixels 25µm X 165µm, 25µm X 35µm ۲
- Key improvements
  - Reduced pixel size
  - Different amplifier and comparator types
  - Reduced power consumption

![](_page_15_Figure_13.jpeg)

Reticle map

Ivan Peric: UK-CEPC tracker workshop

Y. Gao

![](_page_15_Picture_18.jpeg)

![](_page_15_Picture_19.jpeg)

![](_page_16_Picture_0.jpeg)

## **HV-CMOS** sensor in 55nm technology

We have started with design of the dedicated CEPC design in the HLMC 55nm HVCMOS technology HLMC technology offers similar layers as TSI The test sensor should be submitted within an MPW run The run was originally planned for August 2021, it is postponed to March 2022. An area of 3 x 2 mm is reserved for our design

### **ATLASPix3 collaboration**

Chip layout

![](_page_16_Figure_5.jpeg)

![](_page_16_Picture_8.jpeg)

![](_page_16_Picture_9.jpeg)

17

![](_page_17_Picture_0.jpeg)

## Silicon Tracker

#### Silicon tracker layout optimization and structure design

![](_page_17_Figure_3.jpeg)

![](_page_17_Figure_4.jpeg)

#### A big international effort

#### Australia

University of Adelaide

#### China

- · Harbin Institute of Technology
- Institute of High Energy Physics, CAS
- Northwestern Polytechnical University
- Shandong University
- T. D. Lee Institute Shanghai Jiao Tong University
- University of Science and Technology of China
- University of South China
- Zhejiang University

#### Germany

Karlsruhe Institute für Technologie

#### Italy

- INFN Sezione di Milano, Università degli Studi di Milano e Università degli Studi dell'Insubria
- INFN Sezione die Pisa e Università di Pisa
- INFN Sezione di Torino e Università degli Studi di Torino

#### \* UK

- Lancaster University
- Queen Mary University of London
- STFC Daresbury Laboratory
- STFC Rutherford Appleton Laboratory
- University of Bristol
- University of Edinburg
- University of Liverpool
- University of Oxford
- University of Sheffield
- University of Warwick

![](_page_17_Picture_36.jpeg)

- Amplifier and comparator design
- o Electronics in pixel or periphery
- Daisy chain of readout

#### 55 nm HV-CMOS

![](_page_17_Picture_41.jpeg)

#### A Chinese foundry

### J. Liu

![](_page_17_Picture_44.jpeg)

![](_page_18_Picture_0.jpeg)

## **MAPS** projects in China

![](_page_18_Figure_2.jpeg)

11/11/2021

![](_page_18_Picture_7.jpeg)

## **MAPS** project in China

![](_page_19_Picture_1.jpeg)

### Two MPW chips were fabricated and verified

- TaichuPix-1: 2019.06~2019.11
- TaichuPix-2: 2020.02~2020.06

### Chip size 5 mm×5 mm with standalone features

- In-pixel circuitry:
  - Continuously active front-end
  - Two digital schemes, with masking & testing config. logics
- A full functional pixel array (64×192 pixels)
- Periphery logics
  - Fully integrated logics for the data-driven readout
  - Fully digital control of the chip configuration
- Auxiliary blocks for standalone operation
  - High speed data interface up to 4 Gbps
  - On-chip bias generation
  - Power management with LDOs
  - IO placement in the final ladder manner

 $\begin{array}{l} TaichuPix-1\\ Chip size: 5 mm \times 5 mm\\ Pixel size: 25 \ \mu m \times 25 \ \mu m \end{array}$ 

![](_page_19_Picture_20.jpeg)

TaichuPix-2 Chip size: 5 mm imes 5 mm Pixel size: 25  $\mu$ m imes 25  $\mu$ m

- Multiple chip interconnection features included

![](_page_19_Picture_25.jpeg)

Y. Lu

![](_page_20_Picture_0.jpeg)

## **CMOS** pixel sensors

	JadePix1	JadePix2	MIC4	JadePi
Architecture	Roll. Shutter + Analog output	Roll. Shutter + In pixel discri.	Data-driven r.o. + In pixel discri.	Roll. shut end of col. p encode
Pitch (µm <sup>2</sup> )	33 × 33 /16 × 16	22 × 22	25 × 25	16 × 2 16 × 23.
Power con. (mW/cm <sup>2</sup> )		-	150	→ ~ 55*
Integration time (µs)*		40-50	~3	~100
Prototype size (mm <sup>2</sup> )	3.9 × 7.9 (36 individual r.o)	3 × 3.3	3.1 × 4.6	🔶 10.4 × 6
Main goals	Sensor optimization	Small binary pixel	Small pixel + Fast readout+ nearly full functional	Smaller pit Low pow fully functi
* Assuming a matrix of	of 512 ×1024 pixels	Al	prototypes in TowerJ	azz 180 nm p
JadePix1 (IHEP)	JadePix2 (IHE	P) MIC4 (CCNU	& IHEP) JadePix3 (IHEP	CCNU, Dalian

#### Beam test

![](_page_20_Figure_4.jpeg)

#### Laser test

![](_page_20_Figure_6.jpeg)

![](_page_20_Figure_9.jpeg)

### .1

ixel + er + onal

rocess

![](_page_20_Picture_13.jpeg)

Minzu Unv., SDU)

#### JadePix4

![](_page_20_Picture_16.jpeg)

	S.P. resolution	Integration time	Average	
JadePix-4	<5 µm	~1 µs	< 100 mW/cm <sup>2</sup>	
JadePix-3	<3 µm	<100 µs	< 100 mW/cm <sup>2</sup>	

#### Optimized for fast readout

#### Taichupix1

![](_page_20_Picture_20.jpeg)

#### Taichupix2

![](_page_20_Picture_22.jpeg)

Chip size: 5 mm × 5 mm Pixel size: 25 µm × 25 µm

#### Full-size Taichupix

![](_page_20_Figure_25.jpeg)

1024\*512 pixel array, FE-I3-like High speed, deadtime~50ns@40MHz, time stamp precision 25/50ns

#### Radiation test

![](_page_20_Picture_28.jpeg)

TaichuPix-2 exposed to 6 keV X-ray up to 2.5 Mrad and beyond

Highlights of the detector R&D - Paolo Giacomelli

![](_page_20_Picture_31.jpeg)

21

![](_page_21_Picture_0.jpeg)

## **BELLE II vertex detector upgrade**

![](_page_21_Figure_2.jpeg)

Tested several technologies: Thin DSSD, upgraded DEPFET pixel, SOI pixel, CMOS pixel

Highlights of the detector R&D - Paolo Giacomelli

### **K.** Nakamura

![](_page_21_Picture_9.jpeg)

![](_page_21_Picture_10.jpeg)

![](_page_22_Picture_0.jpeg)

## Silicon-On-Insulator (SOI) development

![](_page_22_Picture_2.jpeg)

CPV-2 (2.9 x 2.9 mm<sup>2</sup>) mounted on the PCB

![](_page_22_Figure_4.jpeg)

![](_page_22_Figure_5.jpeg)

 $\sigma$  of position residual at different laser beam intensity

### Exploring the 3D technology with the CPV4 design

![](_page_22_Figure_11.jpeg)

pixel: 17 x 21 μm<sup>2</sup>

### M. Yamada

![](_page_22_Picture_15.jpeg)

![](_page_22_Picture_16.jpeg)

![](_page_23_Picture_0.jpeg)

## **Micro-channel cooling**

Minimize thermal resistance between heat source and heat sink

Crucial to keep FCChh detectors feasible within CO2 temperature range

Can also reduce the material involved in systems based on liquid or bi-phase coolant

### TFM = ( $\Delta$ T fluid - sensor)

#### power density

![](_page_23_Figure_9.jpeg)

see P.Petagna, presentation, EIC tracking Workshop, Jul 24th 2018, A. Mapelli, presentation, 3rd FCC **Physics and Experiments Workshop** 

![](_page_23_Picture_12.jpeg)

![](_page_23_Picture_13.jpeg)

![](_page_24_Picture_0.jpeg)

# Gas Chambers

11/11/2021

![](_page_24_Picture_4.jpeg)

![](_page_25_Picture_0.jpeg)

## **Gas central trackers**

- The name of the game is low material
  - Achieve excellent momentum resolution
- TPC
  - Trying to solve the issues with the high-luminosity Z run
- Drift chambers
  - Gas mixtures lighter than air...
  - Offer also outstanding PID, especially using dN/dx
- 4th detector concept has a bit of both worlds:
  - Silicon tracker complemented with a
  - Drift chamber for improved PID

![](_page_25_Picture_17.jpeg)

![](_page_26_Picture_0.jpeg)

## **TPC R&D**

#### WASA\_V1 ASIC layout

![](_page_26_Figure_3.jpeg)

The power consumption is 2.33 mW/channel

### **Motivation for pixelated TPC**

- Cluster counting
- Improved measurements for low angle tracks
- Improved double track separation
- Reduced hodoscope effect
- Lower occupancy

11/11/2021

• Fully digital readout

![](_page_26_Picture_13.jpeg)

![](_page_26_Picture_14.jpeg)

![](_page_26_Picture_15.jpeg)

Highlights of the detector R&D - Paolo Giacomelli

#### **MicroMegas production in 2021**

![](_page_26_Picture_18.jpeg)

![](_page_26_Picture_20.jpeg)

![](_page_26_Picture_21.jpeg)

![](_page_26_Picture_24.jpeg)

![](_page_26_Picture_25.jpeg)

![](_page_27_Picture_0.jpeg)

## **Pixelated TPC**

#### **8-QUAD module with field cage**

![](_page_27_Picture_3.jpeg)

![](_page_27_Picture_4.jpeg)

The Ion back flow can be reduced by adding a second grid to the device. It is important that the holes of the grids are aligned. The Ion back flow is a function of the geometry and electric fields. Detailed simulations – validated by data - have been presented in LCTPC WP #326. With a hole size of 25  $\mu$ m an IBF of 3 x 10<sup>-4</sup> can be achieved and the value for IBF\*Gain (2000) would be 0.6. Well below the specifications (<4).

#### Plan to test this idea

![](_page_27_Figure_7.jpeg)

11/11/2021

![](_page_27_Picture_10.jpeg)

Ion backflow	Hole 30 µm	Hole 25 µm	Hole 20 µm
Top grid	2.2%	1.2%	0.7%
GridPix	5.5%	2.8%	1.7%
Total	12 10-4	3 10-4	1 10-4
transparency	100%	99.4%	91.7%

![](_page_27_Picture_12.jpeg)

![](_page_27_Picture_14.jpeg)

28

![](_page_28_Picture_0.jpeg)

## The 4th detector concept

![](_page_28_Figure_2.jpeg)

#### Solenoid Magnet (3T / 2T ) Between HCAL & ECAL

Advantage: the HCAL absorbers act as part of the magnet return yoke.

Challenges: thin enough not to affect the jet resolution (e.g. BMR); stability.

#### Transverse Crystal bar ECAL

Advantage: better  $\pi^0/\gamma$  reconstruction.

Challenges: minimum number of readout channels; compatible with PFA calorimeter; maintain good jet resolution.

#### A Drift chamber that is optimized for PID

Advantage: Work at high luminosity Z runs Challenges: sufficient PID power; thin enough not to affect the moment resolution.

![](_page_28_Picture_14.jpeg)

![](_page_29_Figure_0.jpeg)

A drift chamber (DC) placed between the Full Silicon Tracker (FST) layers, optimised for PID

### PID optimization requirement:

- Low sampling track length L •
- Large primary ionization density  $\rho_{cl}$

Forward & endcap

trackers are not shown

High cluster counting efficiency  $\varepsilon$ ٠

## 4th detector concept's Drift chamber

![](_page_29_Figure_11.jpeg)

![](_page_29_Picture_12.jpeg)

![](_page_30_Picture_0.jpeg)

## **IDEA Drift chamber: R&D program**

- Studies on new materials for DCH wires  $\rightarrow$  metal coated Carbon monofilaments to operate with safer wire tensions far away from the elastic limit (e.g. : a tension  $T_c \ge 250$  N needs to be applied to 35µm C monofilament, but elastic limit is 830 N)
- Studies on new polymeric fibers for DCH envelopes  $\rightarrow$  (e.g. conductive polymeric matrices) to strongly reduce gas permeability (Helium), to enhance electrical conductivity for electrostatic and radiofrequency shielding, to improve the transparency
- Front-end, DAQ and pre-processing electronics for cluster counting  $\rightarrow$  FEE: wideband (1 GHz) amplifier (25 dB) low mass, low power, low noise, multichannel (×8) ASIC, 12 bit & 2 GSa/s digitizers, multi-channel (16/32) FPGA for filtering and data reduction
- Construction of scale 1:1 prototypes  $\rightarrow$  to test the proposed innovative solutions for new materials
- Test beam facilities with identified beams of  $e/\mu/\pi/K/p$  in the range 1-50 GeV/c  $\rightarrow$  to experimentally determine the particle identification capabilities in the relativistic range

![](_page_30_Picture_11.jpeg)

![](_page_30_Figure_12.jpeg)

AMPLIFIER

DRIFT CHAMBER

Highlights of the detector R&D - Paolo Giacomelli

### **M.** Primavera

![](_page_30_Picture_19.jpeg)

![](_page_30_Picture_20.jpeg)

![](_page_31_Picture_0.jpeg)

## **IDEA Drift chamber: R&D program**

- drift tubes :

  - physics and for jet flavor tagging (both in fast and in full simulation)
  - test and optimize counting algorithms

![](_page_31_Picture_6.jpeg)

Highlights of the detector R&D - Paolo Giacomelli

Beam test in parasitic mode (we could be main user in spring 2022) now ongoing at CERN (H8) with

@fixed muon momentum  $\rightarrow$  N<sub>cl</sub> versus cell size (1x1cm<sup>2</sup>, 2x2cm<sup>2</sup>, 3x3cm<sup>2</sup>), gas mixture (90/10) to 75/25 He/iC<sub>4</sub>H<sub>10</sub>), gas gain (1x10<sup>5</sup> to 5x10<sup>5</sup>), sense wire diameters (15, 20, 25, 30  $\mu$ m), angle between track and wire (0°, 30°, 45°, 60°)  $\rightarrow$  measure counting efficiency vs cluster density, estimate cluster size distribution, study number of clusters versus space charge effects

@muon momentum scan (few GeV/c to about 250 GeV/c,  $\beta\gamma = 40 \div 1800$ ) and having chosen optimal conditions (gas mixture, gain, sense wire diameter, etc.)  $\rightarrow$  measure relativistic rise both for dE/dx and dN<sub>d</sub>/dx and use the experimental results to fine tune simulation for flavor

1x1cm<sup>2</sup>

![](_page_31_Picture_13.jpeg)

![](_page_31_Picture_14.jpeg)

![](_page_32_Picture_0.jpeg)

11/11/2021

Highlights of the detector R&D - Paolo Giacomelli

# Timing detectors

![](_page_32_Picture_5.jpeg)

![](_page_33_Picture_0.jpeg)

## **Timing detectors**

- Timing detectors are used to improve PID
- Timing resolutions once unthinkable (<30 ns) are becoming a reality
- CMS and ATLAS are paving the way with large timing detectors for their Phase 2 upgrades
- Fast detectors under consideration at CEPC:
  - LGAD
  - MRPCs

![](_page_33_Picture_12.jpeg)

![](_page_34_Picture_0.jpeg)

## LGAD development at IHEP

### AC-LGAD sensors developed by IHEP

Sensors	Sensor size [µm]	AC-pad size [µm]	Picth size [µm]
1-A7	1000	100	450
2-A2	2000	300	1200
2-A1	2000	600	1200
2-A3	2000	750	1000
4-A1	4000	1000	2000

![](_page_34_Figure_4.jpeg)

- The timing resolution is about 15-17 ps (Laser testing) ٠
- Almost no difference for different size of the pads

![](_page_34_Figure_7.jpeg)

Sensors	Pad-pitch (µm)	Timing resolution (ps)	
1-A7	100-450	15	
2-A2	300-1200	16	
2-A1	600-1200	17	
2-A3	750-1000	17	
4-A1	1000-2000	17	

From laser test results, the pad size may not affect the time resolution of the AC-LGAD.

Beam testing should be done to check the real spatial and timing resolution.

#### Outer Si tracker for CEPC?

![](_page_34_Figure_15.jpeg)

![](_page_34_Picture_16.jpeg)

![](_page_34_Picture_17.jpeg)

![](_page_35_Picture_0.jpeg)

### **MRPCs**

![](_page_35_Picture_2.jpeg)

### **Sealed MRPC**

![](_page_35_Figure_4.jpeg)

![](_page_35_Figure_8.jpeg)

![](_page_35_Picture_9.jpeg)

![](_page_36_Picture_0.jpeg)

# Calorimeters

11/11/2021

![](_page_36_Picture_4.jpeg)

![](_page_37_Picture_0.jpeg)

## Calorimeters

- Very sophisticated calorimeters are proposed for CEPC
- experience:
  - SiW
  - SDHCAL
  - T-SDHCAL
- - Very good hadronic energy resolution
  - for an exquisite e.m. energy resolution
- Also here a lot of R&D is ongoing

### • High granularity calorimeters of various types, using the CALICE

• Dual readout calorimeter placed outside of the magnet for IDEA

• Can be complemented with a crystal ECAL, placed inside the coil,

![](_page_37_Picture_19.jpeg)

![](_page_38_Picture_0.jpeg)

## SiW ECAL: ready for 2021 test beam

#### Beam test 4 layers in 2019

![](_page_38_Picture_3.jpeg)

![](_page_38_Picture_4.jpeg)

Intermediate slots for Tungsten plates

- Rapid development of compact readout electronics
- For the first time all components at hand that could be ٠ installed in a lepton-collider detector
- Beam test at DESY is ongoing: Nov. 1-15, 2021 ٠

### 15 layers in 2020: 15000 cells in readout

![](_page_38_Picture_12.jpeg)

![](_page_38_Picture_14.jpeg)

First cosmic (Adrian Irles)

![](_page_38_Figure_16.jpeg)

![](_page_38_Picture_18.jpeg)

![](_page_39_Picture_0.jpeg)

## SiW ECAL: ready for 2021 test beam

#### "Live" from the DESY Beam Test Detector Setup Hit maps of all 15 layers

![](_page_39_Picture_3.jpeg)

#### Detector in beam position

![](_page_39_Picture_5.jpeg)

![](_page_39_Picture_6.jpeg)

![](_page_39_Picture_7.jpeg)

![](_page_39_Picture_8.jpeg)

![](_page_39_Picture_9.jpeg)

![](_page_39_Picture_10.jpeg)

Highlights of the detector R&D - Paolo Giacomelli

### Fresh results (Nov. 8) from Roman Pöschl (IJCL

DESY Beam Test 1/11/21 – 15/11/21 Successful operation of the prototype composed of 15 layers (15360 cells) Smooth data taking as we speak Exciting and important results can be expected.

![](_page_39_Picture_19.jpeg)

![](_page_39_Picture_20.jpeg)

![](_page_39_Picture_21.jpeg)

![](_page_40_Picture_0.jpeg)

## **SDHCAL R&D for future colliders**

Detectors as large as 3m X 1m need to be built

Electronic readout should be the most robust with minimal intervention during operation.

Mechanical structure with minimal dead zone

Include time information SDHCAL  $\rightarrow$  T-SDHCAL

#### T-SDHCAL

Timing is an important factor to identify delayed neutrons and better reconstruct their energy

How to achieve an excellent time resolution:

An ASIC with a fast preamplifier, precise discriminator and excellent TDC  $\rightarrow$  PETIROC 32-channel, high bandwidth preamp (GBWP> 10 GHz), <3 mW/ch, dual time and charge measurement (Q>50 fC)

 $\rightarrow$  TDC either internal or external

A fast-time **DETECTOR** 

→ MultiGAP RPC is an excellent candidate

4-5 gaps of 250  $\mu$ m each can provide 100 ps time resolution

![](_page_40_Picture_15.jpeg)

#### GRPC **Glass Resistive Plate**

![](_page_40_Figure_19.jpeg)

![](_page_40_Figure_20.jpeg)

![](_page_40_Figure_21.jpeg)

#### Highlights of the detector R&D - Paolo Giacomelli

![](_page_40_Picture_23.jpeg)

![](_page_40_Figure_24.jpeg)

41

![](_page_41_Picture_0.jpeg)

## **PFA ECAL prototype**

- 16 super-layers with each super-layer consisting of 2 EBUs and 2 tungsten layers.
- The total radiation length ~ 23.4 X<sub>0</sub>
- Scintillator strips (45mm\*5mm\*2mm) are arranged in alternating orthogonal layers and read out with SiPM
- 210 channels per EBU
- 12 fans at two ends for air cooling

![](_page_41_Figure_7.jpeg)

![](_page_41_Picture_8.jpeg)

Beam test at IHEP

![](_page_41_Figure_10.jpeg)

Cosmic-ray test

![](_page_41_Figure_12.jpeg)

11/11/2021

![](_page_41_Picture_15.jpeg)

![](_page_41_Picture_16.jpeg)

![](_page_41_Picture_17.jpeg)

![](_page_41_Picture_18.jpeg)

部件清洗

![](_page_41_Picture_20.jpeg)

探测器与电子学集成

![](_page_41_Picture_22.jpeg)

单元组装

< 2mm

Efficiency > 90%

16 Layert0

\*\*\*\*\*\*\*\*\*\*\*\*

LAWER

+ MC

· Pretiminery

![](_page_41_Picture_24.jpeg)

![](_page_41_Figure_25.jpeg)

![](_page_41_Picture_27.jpeg)

![](_page_41_Picture_28.jpeg)

![](_page_42_Picture_0.jpeg)

### **PFA HCAL**

### A full-size AHCAL prototype is being built

40 layers of 20 mm steel + 3 mm scintillator + 2 mm PCB

![](_page_42_Picture_4.jpeg)

#### Mechanical design

![](_page_42_Picture_6.jpeg)

#### Cooling design and simulation

![](_page_42_Figure_8.jpeg)

#### Scintillator tiles production and quality control

![](_page_42_Picture_10.jpeg)

#### Readout board development 72 cm

![](_page_42_Picture_12.jpeg)

#### **RPC-SDHCAL**

![](_page_42_Picture_16.jpeg)

![](_page_42_Picture_18.jpeg)

43

![](_page_43_Picture_0.jpeg)

### **2020 Dual Readout prototype**

![](_page_43_Picture_2.jpeg)

Electromagnetic dimensions of 10x10x100 cm<sup>3</sup>

9 towers containing 16x20 capillaries (160 C and 160 S)

Capillary tube with outer diameter of 2 mm and inner diameter of 1.1 mm 1-mm-thick fibers

#### Fiber guiding system

![](_page_43_Picture_7.jpeg)

![](_page_43_Picture_8.jpeg)

11/11/2021

#### **Full prototype - 9 towers**

![](_page_43_Picture_12.jpeg)

#### Single tower

![](_page_43_Picture_14.jpeg)

## SN D 2 64 SIPM to FERS-5200 Board v1.0

#### "Bucatini calorimeter"

**Front end board** housing 64 SiPM

![](_page_43_Picture_18.jpeg)

![](_page_43_Picture_19.jpeg)

Hamamatsu SiPM: S14160-1315 **PS Cell size:** 15 μm

**Readout Boards CAEN A5202** 

![](_page_43_Picture_22.jpeg)

![](_page_43_Picture_24.jpeg)

![](_page_44_Picture_0.jpeg)

## **2020 Dual Readout prototype**

### Two test beams in 2021: DESY and CERN

DESY with e<sup>-</sup> 1-6 GeV

![](_page_44_Figure_4.jpeg)

#### SPS with e<sup>+</sup> 10-125 GeV

yellow filters used over scintillating fibers, neutral filters used over clear fibers

![](_page_44_Picture_10.jpeg)

![](_page_44_Picture_12.jpeg)

![](_page_44_Picture_13.jpeg)

![](_page_45_Picture_0.jpeg)

## **DR future prototypes**

![](_page_45_Picture_2.jpeg)

1 Mini-Module (MM): 32 x 16 channel (512 ch)

129

1 Module:

 $2 \times 5 MMs$  $\rightarrow$  10 FEE boards (8-channel grouping) ~ 13 x13 x 200 cm<sup>3</sup>

![](_page_45_Figure_8.jpeg)

#### **G.** Gaudio

![](_page_45_Picture_11.jpeg)

![](_page_46_Picture_0.jpeg)

## Plate based + 3D printing calo (Korea)

#### "Short-term plan"

#### Module #1 (2x2)

![](_page_46_Picture_4.jpeg)

Tower#1	Tower#2
Tower#3	Tower#4

#### Module #2 (3x3)

![](_page_46_Picture_7.jpeg)

Tower#1	Tower#2	Tower#3
Tower#4	Tower#5	Tower#6
Tower#7	Tower#8	Tower#9

#### Strong collaboration on DR calorimetry between INFN, Korea and USA

#### Prototype Detector (2021)

5x5 (460 mm)

![](_page_46_Picture_14.jpeg)

Building more and more modules 2022-2025

"Mid-term plan"

![](_page_46_Figure_17.jpeg)

![](_page_46_Picture_20.jpeg)

![](_page_47_Picture_0.jpeg)

## **DR** calorimeter

### **Dual-readout fiber-sampling calorimeter**

- Longitudinally unsegmented fiber-sampling calorimeter
  - → measure both EM & hadronic components simultaneously
  - $\rightarrow$  fine unit structure with a high granularity
- Projective geometry with a uniform sampling fraction  $\rightarrow$  more fibers in the rear than the front

![](_page_47_Figure_7.jpeg)

![](_page_47_Picture_8.jpeg)

![](_page_47_Picture_11.jpeg)

![](_page_47_Figure_12.jpeg)

Front Rear

![](_page_47_Picture_15.jpeg)

![](_page_47_Picture_16.jpeg)

![](_page_48_Picture_0.jpeg)

## High granularity crystal ECAL

![](_page_48_Figure_2.jpeg)

11/11/2021

![](_page_48_Picture_6.jpeg)

![](_page_49_Picture_0.jpeg)

## **Crystal ECAL with IDEA's DR calorimeter**

![](_page_49_Figure_2.jpeg)

- Transverse and longitudinal segmentations optimized for

### M. Lucchini

![](_page_49_Picture_9.jpeg)

![](_page_50_Picture_0.jpeg)

## **Crystal ECAL with IDEA's DR calorimeter**

![](_page_50_Figure_2.jpeg)

Single 5x5 mm<sup>2</sup> SiPM per crystal optimized for scintillation light detection

#### **Event display**

![](_page_50_Figure_5.jpeg)

#### Sensible improvement in jet resolution using dual-readout information combined with a particle flow approach $\rightarrow$ 3-4% for jet energies above 50 GeV M. Lucchini

Highlights of the detector R&D - Paolo Giacomelli

![](_page_50_Figure_9.jpeg)

#### Jet resolution

crystals + IDEA w/o DRO

crystals + IDEA w/ DRO

crystals + IDEA w/ DRO + pPFA

![](_page_51_Picture_0.jpeg)

# Muon detectors

11/11/2021

![](_page_51_Picture_4.jpeg)

![](_page_52_Picture_0.jpeg)

### **Scintillator-based detector**

### **Optical coupling**

![](_page_52_Figure_3.jpeg)

![](_page_52_Picture_4.jpeg)

![](_page_52_Picture_5.jpeg)

![](_page_52_Picture_6.jpeg)

11/11/2021

![](_page_52_Figure_10.jpeg)

![](_page_52_Picture_11.jpeg)

#### Fiber comparison

			Saint_Gobain		Kuraray			
Position	Time	Scintillation sample	Entries	Mean	Entries×Mean (×10^7)	Entries	Mean	Entries: (×10
0-150 cm 1h	#1	10820	2617	2.83	12520	4892	6.1	
	111	#2	10657	2462	2.62	12507	5260	6.5
70-80 cm 10	10b	#1	5872	1883	1.10	6031	4216	2.5
	TUT	#2	5838	2108	1.23	5998	4608	2.7

![](_page_52_Picture_14.jpeg)

![](_page_52_Figure_16.jpeg)

![](_page_52_Picture_17.jpeg)

![](_page_53_Picture_0.jpeg)

## Silicon-based detector

![](_page_53_Picture_2.jpeg)

![](_page_53_Figure_3.jpeg)

- Design new preamp ullet
- Study with NDL SiPM
- Performance is good, but the 1\*1 size is too small, while 3\*3 is too large.

![](_page_53_Picture_7.jpeg)

![](_page_53_Figure_8.jpeg)

11/11/2021

Highlights of the detector R&D - Paolo Giacomelli

### Study on NDL SiPM

![](_page_53_Figure_13.jpeg)

![](_page_53_Picture_14.jpeg)

![](_page_53_Picture_15.jpeg)

![](_page_53_Picture_16.jpeg)

![](_page_54_Picture_0.jpeg)

## μRWELL-based detectors

![](_page_54_Figure_2.jpeg)

![](_page_55_Picture_0.jpeg)

## μRWELL-based detectors

### 2022-2024 R&D program

Define the best resistivity of the DLC for both  $\mu$ RWELL fundamental tiles and build the 50×50 cm<sup>2</sup> prototypes for the pre-shower and muon systems.

- Optimize the engineering mass construction process together with the ELTOS industry.
- $\mu$ RWELL prototypes.
- Develop a new reconstruction algorithm, ML-based, to improve the resolution of  $\mu$ RWELL.
- Lived Particles to show the impact of a performing tracked in the muon system instead of a tagger.

![](_page_55_Figure_8.jpeg)

Develop a custom-made ASIC for the  $\mu$ RWELL with the experience obtained from the TIGER chip and to test the

Simulation of the CEPC decay channels of interest to optimize the detector design with special emphasis on Long

### **Development of a new ASIC**

Two large microRWell chambers M4 in Bologna;

Ferrara has procured the Tiger electronics;

Plan to start equipping the M4s with the TIGER next spring; Use a cosmic telescope to characterize the detector and the electronics and later to expose the chamber with the TIGER electronics to a test beam;

Funding received to develop a new ASIC starting from the experience of the TIGER.

![](_page_55_Picture_18.jpeg)

![](_page_55_Picture_20.jpeg)

![](_page_55_Picture_21.jpeg)

![](_page_56_Picture_0.jpeg)

## **Common R&D**

- general on a Higgs and EW factory
- Limited manpower to work on future projects
- Limited financial resources available for R&D for future experiments
- Small number of young detector experts
  - Even smaller number of young detector experts working on R&D for future experiments

Detector requirements for the various Higgs and EW factories (circular or linear) have more similarities than differences Why not use the good example of key4HEP and take advantage and exploit the synergies between R&D plans for FCC-ee, ILC, CLIC, CEPC?

• We are living in a stimulating but uncertain situation: no consensus on the post-LHC accelerator, if not in

Highlights of the detector R&D - Paolo Giacomelli

![](_page_56_Figure_14.jpeg)

57

![](_page_57_Picture_0.jpeg)

## Conclusions

- A lot of material presented at this workshop Ş
- Ģ CEPC
- Need for significant R&D in the next 4-5 years
- We know how to build detectors for high energy e<sup>+</sup>e<sup>-</sup> collisions, but Ģ
  - CEPC poses additional challenges
    - Higher physics rates
    - Very large datasets at the Z<sup>0</sup> peak
    - Large datasets make CEPC the ultimate heavy flavour factory (b, c,  $\tau$ )
    - Search for extremely rare events: LLPs, ALPS, HBL, ...
- We should prepare up to four detector concepts Ģ
  - These concepts should include also engineering solutions Ş
  - Ş

Despite the limited resources a lot of R&D is ongoing on many of the technologies of interest to

Should try to use at best all the synergies between R&D programs for CEPC, FCC-ee, ILC, CLIC, current experiment upgrades, EU grants, other International and/or national grants, etc.

Final detectors will likely be a mix-and-match of the various technologies discussed

Highlights of the detector R&D - Paolo Giacomelli

![](_page_57_Picture_22.jpeg)

58

![](_page_58_Picture_0.jpeg)

# Backup

11/11/2021

![](_page_58_Picture_4.jpeg)