

Status update on JadePix development

Yunpeng Lu

On behalf of the JadePix team

2021/12/22

- Overview of pixel development
- Highlights of JadePix-3
- Design of JadePix-4
- Summary



Physics process and performance requirement

- Efficient tagging of heavy quarks (b/c) and τ leptons

→ impact parameter resolution $\sigma_{r\phi} = 5 \oplus \frac{10}{p(\text{GeV}) \sin^{3/2} \theta} (\mu\text{m})$

- Performance requirement

- High resolution → small pixel pitch
- Low material → Thinning, low power
- Close to the IP → Fast readout, radiation hard

Physics process	Measurands	Detector subsystem	Performance requirement
$ZH, Z \rightarrow e^+e^-, \mu^+\mu^-$ $H \rightarrow \mu^+\mu^-$	$m_H, \sigma(ZH)$ $\text{BR}(H \rightarrow \mu^+\mu^-)$	Tracker	$\Delta(1/p_T) = 2 \times 10^{-5} \oplus \frac{0.001}{p(\text{GeV}) \sin^{3/2} \theta}$
$H \rightarrow b\bar{b}/c\bar{c}/gg$	$\text{BR}(H \rightarrow b\bar{b}/c\bar{c}/gg)$	Vertex	$\sigma_{r\phi} = 5 \oplus \frac{10}{p(\text{GeV}) \times \sin^{3/2} \theta} (\mu\text{m})$
$H \rightarrow q\bar{q}, WW^*, ZZ^*$	$\text{BR}(H \rightarrow q\bar{q}, WW^*, ZZ^*)$	ECAL HCAL	$\frac{\sigma_E^{\text{jet}}}{E} = 3 \sim 4\% \text{ at } 100 \text{ GeV}$
$H \rightarrow \gamma\gamma$	$\text{BR}(H \rightarrow \gamma\gamma)$	ECAL	$\frac{\Delta E}{E} = \frac{0.20}{\sqrt{E(\text{GeV})}} \oplus 0.01$

physics process and performance req. on CEPC

Physics driven requirements

$\sigma_{\text{s.p.}} \quad 2.8 \mu\text{m}$
Material budget $0.15\% X_0 / \text{layer}$

Running constraints

r of Inner most layer 16 mm


Sensor specifications

→ Small pixel $\sim 16 \mu\text{m}$
→ Thinning $\sim 50 \mu\text{m}$
→ Low power $< 50 \text{ mW} / \text{cm}^2$
→ Fast readout $1 \sim 100 \mu\text{s}$
→ Radiation tolerance
 $3.4 \text{ Mrad} / \text{year}$
 $6.2 \times 10^{12} n_{\text{eq}} / (\text{cm}^2 \text{ year})$

Single point resolution

■ Pixel pitch dominant, with interpolation on the hit cluster

- Binary w/ interpolation:
Pitch **16~18 μm** required
- Analog readout:
Best resolution with a cost on power & readout speed



Investigated by the Mimosa series (IPHC, France)


Power and readout speed

■ Readout architecture dominated

- Low power FE w/ **in-pixel discr.**, $O(10)$ nA/pixel
 - Hit-driven **logic in the active matrix** to extract hit position fast enough
- } Contradictory to small pixel pitch

- Long readout line is a **heavy capacitive load**, 2 pf/cm
 - Analog buffer is slow and needs large current
 - Digital buffer preferred but complex FE of large layout footprint

- Charge Coupled Device $\sim O(1 \text{ s})$
- CMOS imaging sensor $\sim O(1 \text{ ms})$
- CEPC vertex detector $\sim O(1 \text{ } \mu\text{s})$
 - to keep the **hit occupancy** $\ll 1\%$



How to meet the CEPC requirement

- Within the constraints of present sensor technology
 - Implementing the full specs **in a single design** seems impossible
- Either to split the specs or to develop new technology are necessary

Monolithic pixel sensors for running experiments

	STAR / Mimoso-28	BELLE2 / DEPFET	ALICE / ALPIDE
S. P. resolution < 3 μm	X	X	X
Thinning $\sim 50 \mu\text{m}$	✓	✓	✓
Low power $\sim 50 \text{ mW/cm}^2$	X	X	✓
Fast readout $\sim 1 \mu\text{s}$	X	X	✓
Rad. hard $\sim 3.4 \text{ Mrad/ year}$ $\sim 6.2 \times 10^{12} n_{\text{eq}} / (\text{cm}^2 \text{ year})$	X	✓	X

CDR study

■ Sensor options and critical R&D

- SOI → 3D-SOI
- 180 nm CMOS → 65/55 nm CMOS


} Aiming at smaller pitch w/o compromise on low power or fast readout

International review report on the Vertex detector (CDR)

Vertex Detector

Findings: there is active R&D and groups are making good progress, building on large effort by the international community. Compared to other efforts toward precise and transparent vertex detectors, CEPC (with its 100% duty cycle) should place stronger emphasis on power management. Advanced processes like 65 nm CMOS or 3D-integrated devices should be pursued actively and can have a big impact on the vertex detector performance.

■ Double-sided structure: fast time stamp and spatial resolution separated for **layer 1**




Baseline design parameters

	R(mm)	Z (mm)	$\sigma(\mu m)$	material budget
Layer 1	16	62.5	2.8	0.15%/X ₀
	18	62.5	6	0.15%/X ₀
Layer 2	37	125.0	4	0.15%/X ₀
	39	125.0	4	0.15%/X ₀
Layer 3	58	125.0	4	0.15%/X ₀
	60	125.0	4	0.15%/X ₀


Development of SOI and 3D-SOI

2015



CPV-1


2017



CPV-2


200nm SOI process

2019



CPV-3



2021



CPV-4(3D)

- CPV-1/2/3 dedicated to the study of diode structure and in-pixel discr.
 - Principle verification of $\sigma_{s.p.} < 3 \mu\text{m}$ @ pitch = $16 \mu\text{m}$
 - Thinned down to $75 \mu\text{m}$ successfully


- CPV-4 is a prototype on 3D integration
 - Upper tier: Digital circuit
 - Lower tier: Sensing diode + Analog circuit




Benefits of 3D-SOI

- Low power FE w/ in-pixel discr., 20nA/pixel
- Hit-driven readout logic w/ time stamp, $\sim 1 \mu\text{s}$
- Small pixel layout, $17 \times 21 \mu\text{m}^2$

Unique design enabled by 3D integration




Division of functional blocks for lower & upper tiers



Layout of 2×2 pixel array



Development of CMOS pixel sensor




- 180 nm CIS process (driven by the ALICE/ITS2)
 - JadePix-3/4 are designed in line with the concept of **double-sided structure**
 - High resolution and fast readout respectively

- 55 nm CIS process (synergy with NICA development)

- Targeted on radiation hard and small pixel technology
- First test chip submitted in June



Pixel array in JadePix-3



- **Full-sized** in the φ direction
 - Matrix coverage: $16\ \mu\text{m} \times 512\ \text{rows} = 8.2\ \text{mm}$
- **Rolling shutter** to avoid heavy logic and routing in the matrix
 - Minimum pixel size: **$16\ \mu\text{m} \times 23.11\ \mu\text{m}$**
 - Matrix readout time: $512\ \text{rows} \times 192\text{ns/row} = \mathbf{98.3\ \mu\text{s/frame}}$
- 4 parallel sectors, **scalable**
 - $48\ \text{columns/sectors} \times 4 = 192\ \text{columns}$

Sector	Diode	Analog	Digital	Pixel layout
0	$2 + 2\ \mu\text{m}$	FE_V0	DGT_V0	$16 \times 26\ \mu\text{m}^2$
1	$2 + 2\ \mu\text{m}$	FE_V0	DGT_V1	$16 \times 26\ \mu\text{m}^2$
2	$2 + 2\ \mu\text{m}$	FE_V0	DGT_V2	$16 \times 23.11\ \mu\text{m}^2$
3	$2 + 2\ \mu\text{m}$	FE_V1	DGT_V0	$16 \times 26\ \mu\text{m}^2$



Lower power design of JadePix-3

- A low power frontend of 20 nA, equivalent to **9 mW/cm²**


- Except for the sector 3, where 60 nA used for the comparison of radiation tolerance

- Zero suppression at the bottom of matrix

- HIT address extracted by Priority Encoder (PE)
- **Compress the bit flow** dramatically



- Flexible FIFO control scheme allowed to

- Study the **optimal size of FIFO**




1-D Spatial Resolution of JadePix-3

- Measured with micro-focused laser beam (1064 nm)
 - Laser power carefully tuned for $2 \leq \text{signal} / \text{thr.} \leq 4$
 - Threshold set to 220 e-
- 1-D spatial resolution on X and Y
 - **Minimum 3.4 μm and 2.7 μm respectively**



Power consumption of JadePix-3

- Average power consumption **46.9 mW/cm²**
 - PLL and Serializer not included (parallel data link)
- Extrapolated to a full size chip of 1 cm × 2.56 cm
 - Average power **91.44 mW/cm²**
 - PLL and Serializer included (serial data link)
- Need to optimize further on
 - PLL
 - Serializer
 - Data buffering
 - Test function




Extrapolation of average power consumption

	512 × 192 (JadePix-3)	512 × 1024 (Full-sized chip)
Matrix	3.15 mA	16.79 mA
Zero suppression and data buffering	12.47 mA	66.47 mA
Other modules	46.82 mA	46.82 mA
Sum	62.44 mA	130.08 mA

Hit processing flow in JadePix-4


- A major modification: Rolling shutter → Hit-driven readout logic
 - Faster by 2 ~ 3 orders
 - Larger pixel size: $20\text{ }\mu\text{m} \times 29\text{ }\mu\text{m}$



Two readout modes of JadePix4



■ Triggerless mode

- Global gate signal, $\text{strobe} == 1$
- **All hits** registered at their leading edge
- 0.2 hits/ μs per double column estimated
- Occupancy 0.02%



■ Trigger mode

- Global gate controlled by trigger signal
- Only **hits coincident** with a trigger
- Capable to handle very high hit density
- dead time 50 ns / hit for a double-column



Implementation of JadePix-4

- Key components verified and re-used from JadePix-3

- Diode
- Analog frontend
- Hit register

- Hit-driven readout logic


- Row address encoder in the matrix
- Column address encoder outside the matrix

- Final layout of pixel matrix

- 356 row × 498 col.


JadePix-4 pixel layout
(MET4 and above not shown)

1. Diode
2. Analog frontend
3. Digital logic
4. Readout logic shared between 2 col.




Comparison of JadePix-3 and JadePix-4

JadePix-3 Layout



JadePix-4 Layout



	JadePix-3	JadePix-4
Pixel size	16 μm $\times$ 23.1 μm	20 μm $\times$ 29 μm
Readout time	98.3 μs	~ 1 μs
Average power	< 100 mW/cm ²	< 100 mW/cm ²
Pixel array	512 row $\times$ 192 col.	356 row $\times$ 498 col.
Mask area	10.4 mm $\times$ 6.1 mm	14.8 mm $\times$ 8.6 mm



Summary

- JadePix-4 is complementary to the JadePix-3
 - In line with the concept of double-sided structure in the CDR
 - Separate implementation of fast readout and high resolution on 180 nm CIS process
 - Valuable experience on low power design
- Advanced pixel technologies are gaining momentum
 - 3D-SOI progressed steadily
 - 55 nm CIS process kicked off recently



Design team of JadePix-3/4

- IHEP: Yang Zhou, Ying Zhang, Yunpeng Lu, Qun Ouyang (Project leader)
- CCNU: Ping Yang, Le Xiao, Chaosong Gao, Di Guo, Xiangming Sun
- Dalian Minzu University: Zhan Shi

Thanks for your time!



Backup slides



C-tagging performance with different specs


c-tagging performance with different specs

	$\epsilon \cdot p \uparrow 41\%$	baseline	$\epsilon \cdot p \downarrow 22\%$
	Scenario A (Aggressive)	Scenario B (Baseline)	Scenario C (Conservative)
Material per layer/ X_0	0.075	0.15	0.3
Spatial resolution/ μm	1.4 - 3	2.8 - 6	5 - 10.7
R_{in}/mm	8	16	23

Zhigang Wu, Manqi Ruan, Qun Ouyang




Small pixel implemented in the JadePix-3



Pixel footprint:




- 1: Sensing diode
- 2: Analog frontend
- 3: digital frontend

Frontend / analog part



- Fix ϕ direction to **16 μm** and allow z to vary
 - Sensing diode of minimized geometry verified on JadePix1
 - Analog part with **tradeoff** between layout area and FPN
 - 3 variants of digital part (D-FlipFlop vs RS-latch)
- Mirrored layout to share bias lines between two columns


3 variants of digital part




Measurement of position residual

■ 1-D scan of laser position

- Step = 1 μm and repeat 1000 at each step
- Laser power tune = 93.5% ($\sim 520\text{ e}^-$)



1-D scan of laser position



■ Distribution of position residual

- Reference position: motion stage
- Measured position: weight center of hit pixels

■ RMS taken as the 1-D spatial resolution

Residual distribution

