

Exploration of new technologies for silicon vertex detector

ZHOU Yang

On behalf of the pixel detector study group

2022.2.23

A brief sketch of technology moving used by CMOS pixel sensors developed for vertex detector

Technology node used was shrinking with industry progress. Brings benefits like: more functions integrated,

faster charge collection, lower power per function.



> 10 years of development, the main technology for ALICE-ITK2, CBM-MVD and CEPC vertex detector R&D

Sensor performances achieved in Jadepix series:

@developed by MOST1 Vertex detector study group



Layout of Jadepix3 Test performances:

- Noise: ~15e-
- Readout speed: 98.3µs/frame;
- Average power dissipation: ~52.8mW/cm^{2;}
- Spatial resolution: $\sigma_x \sim 2.7-4.4 \ \mu m, \sigma_y \sim 3.4-5 \ \mu m$



Layout of Jadepix4, submitted: 2021.11.5 While the pixel analogue FE and periphery circuits keep similar with JadePix3: changed

the pixel readout structure.

time resolution improved: $\sim 100 \,\mu s \rightarrow \sim 1 \,\mu s$;

paid by pixel size increased: $16\mu m \times 23\mu m \rightarrow 20\mu m \times 29\mu m$

*Design details have been reported by Yunpeng on 2021/10/27

Interested performances may directly affected by new technologies



1. 3D technology: SOI-3D



1. 3D technology: CPV4-3D design overview



Layout of CPV4-3D



Pixel size	$17.24 \times 21.04 \ \mu m^2$
Time resolution	~1 µs or ~3 µs in different operation mode
Pixel array	128×128
Chip size	4.5mm×4.5mm
Delivered	Nov. 2020

- Lower tier: PDD sensing diode + amplifier/comparator
- Upper tier: Hit D-Flipflop + Control register + AERD readout
- 2 vertical connections in each pixel: comparator output and test switch;
- Analog and Digital power/ground are also separated

@ design details was introduced by Yunpeng on 2020/12/28

1. 3D technology : basic functions of the two sensors have been validated

1.00V/



analogue sensor can be biased at

Digital signal to digital sensor

0.0s

10.00%/

2. Pulse inject test of analogue sensor.



3. Pulse inject test of digital sensor.
-Valid signal from sensor (white line)
-Reset signal after read the pixel
addresses. (yellow line, 4 pixels was fired)

CPV4 digital sensor _____ bonding on test system

-200V.



- 7

1. 3D technology: ongoing work



Ordered an extra wafer for 3D integration





Alignment mark on the two sensors

- 3D integration (by foundry in Japan) order is still in-progress;
- A DAQ and test control system is in developing;

2. Smaller technology node: more possibilities

Per digital function: smaller layout size; lower dynamic power consumption (directly proportion to core VDD²)



2. Smaller technology node: HLMC 55nm

- Supported by:中俄"重离子超导同步加速器"国际合作研究项目, National key research and development program, 2020-2025
- Design team from: IHEP, CCNU, IMP

Some studies have been started in HLMC 55nm process:

1. Process modification;

2. Diode, and charge collection study;

3. Necessary electronic function blocks design: DAC, buffer, PLL and so on.



Basic information:

- ➢ 55nm CIS process;
- Voltage for core transistor 1.2V, for IO transistor: 3.3V;
- \succ Epi. thinness: 5.4 μ m
- > Resistance: $10 \Omega \cdot cm$
- Quadruple-well process:
 - Deep P-well and deep N-well injection parameters were customer designed。 (by TCAD simulation)

2. Smaller technology node: 1st prototype overview

Diode and charge collection study:



Layout of the first prototype on HL55nm process to study diode and charge collection, submitted: 2021.6

Including 42 sub pixel arrays:

- \blacktriangleright 3 type of pixel pitch size: 8 / 16 / 24 $\mu m;$
- ➢ 6 type diode structures: different surface and footprint size;
- ➢ 3 type of in-pixel circuits:
- One pure diode matrix for leakage current/equivalent capacitances test



In-pixel circuits in block1: for charge collection amount study;



In-pixel circuits in block2: for charge collection time study;

3. Stitching technique: wafer-scale sensor



Floor plan of our first chip design with large scale.

- Chip size 11cm *11cm,
- ➤ XFAB 0.35µm process;
- Rowling-shutter readout mode;
- Plan to submitted in Apr.
- Normally a chip size is limited by the mask size: < ~2cm × 2cm;</p>
- Stitching-technique could extend the chip size ~100 times larger: < ~30cm × 30cm;

- □ Supported by "基于大面积超薄CMOS像素传感器BESIII内径迹室关键技术研究"NSFC KEY Program, 2021 2024
- □ Aiming for the application of BESIII inner tracking system;
- Deign team from: IHEP, Shandong University, Harbin Institute of Technology, Dalian Minzu University

Beyond CEPC expect:

- Wafer-scale sensor, after thinned down to 50µm, can be bend like a A4 paper, so the so-called "self-support" structure would be possible;
- Material budget of the tracking detector system could be significantly reduced, less affect to particle multiple scattering.





Material budget of one layer is possible down to $\sim 0.05\% X_0$ (1/3 of CEPC expectation in CDR)

3. Stitching technique: general experiences



Sketch map of how masks organized for a wafer-scale large sensor

- A wafer-scale sensor may include: ~100 MC, ~10 ML/MR/TC/BC, and 1 TL/TR/BR/BL;
- The block layout with a same name have to be exactly the same. Need special consideration for the periphery/pixel circuits design, not only the function but also how to realize physically;
- Parasitic Capacitances on long signal/biasing lines may increase ~10-100 times. Has to do something to reduce this influence to the power and speed.
- 4. Power-ring, IR drop should be taking care;

Summary and Outlooks

Beside Towerjazz 0.18µm CIS process, 3 new technologies/techniques exploration is ongoing, which may bring more possibilities for CEPC vertex detector R&D: eg. Higher spatial resolution, lower power dissipation/per function, less material budget.....

An ideal technology may have features like:

- ➢ 65/55nm CIS;
- \succ ~10µm thick, high resistance epi.
- > Quadruple-well process;
- Custom process modification possible;
- > Stitching technique support;

Outlooks:

- ➤ Looking for an accessible foundry provide the technology has close features we expect;
- ➤ Gain more design experiences in smaller technique node: eg. leakage current, lower voltage margin for transistors.....
- ➢ Gain more design experiences and ideas for a wafer-scale chip;
- Exploring new ideas for the affect of "time" resolution", "power dissipation", "radiation tolerance" of new technologies;
- ➤ Further test of the CPV4-3D : eg. "yield"

Thank you for your attention!

Wafer-scale chip – architecture





- Uses ALPIDE as a baseline architecture, double column priority encoders
- One thing to take into account is that stitching requires a regular, periodic structure
- Chip is split into 2 sections:
 - Periphery housing data, logic and electrical interfaces
 - Pixel matrix housing pixels and data bus to the periphery and repeated N times

M. Buckland

Vertex 2021, 28/09/2021

12



