



#### Status of the CEPC SDHCAL

#### Weihao Wu (SJTU) On behalf of the CEPC Calorimeter Group 3/25/2022

饮水思源•爱国荣校



# Outline

- Background introduction
- SDHCAL prototype testbeam data analysis
- GRPC built and performance study
- Timing electronics development
- RPWELL prototype and testbeam results
- Summary





#### SDHCAL Prototype

- Semi-Digital Hadronic CALorimeter (SDHCAL) is one of the PFA calorimeter solutions for CEPC.
- Igh granularity calorimeter based on Glass RPC (cell size 1cm × 1cm)
- Hits associated to three thresholds:
  - 1<sup>st</sup> threshold = 110fC
  - 2<sup>nd</sup> threshold = 5pC
  - 3<sup>rd</sup> threshold = 15pC
- - $\rightarrow$  Dimensions:  $1m \times 1m \times 1.3m$
- $\otimes$  6 Interaction length ( $6\lambda_I$ )
  - $\rightarrow$  Semi-digital readout



SDHCAL prototype at testbeam in 2015

#### Particle Identification using BDT

#### PS and SPS testbeam at CERN in 2015

- PS beamline: 3, 4, 5, 6, 7, 8, 9, 10, 11 GeV
- SPS beamline: 10, 20, 30, 40, 50, 60, 70, 80 GeV
- Contamination particles: eletrons and muons

https://arxiv.org/pdf/2202.09684.pdf

- A testbeam data analysis draft recently has been submitted to Jinst.
  - Use BDT to reject electron background from pion samples in the energy range of 10 to 80 GeV



Distribution of the BDT output of training and validation set using the simulated electron (black) and pion (red) events from 1 GeV to 80 GeV.









#### **Glass RPC Build and Test**

#### $1m\times 1m$ RPC chambers has been built and tested at SJTU









Cosmic muons test setup





#### Glass RPC Build and Test

- The uniformity of the gas flow in the chamber and the deformation of the electrode plates are critical to the performance and/or aging of RPC.
- In the course of making a RPC, we need spacers to keep the thickness of gas gap uniform. Also, the spacers will affect the gas flow.
- Itere a software named COMSOL Multiphysics<sup>®</sup> is used to simulate the gas flow and deformation of the electrodes for RPCs with different spacer configuration by finite element method.



## Different Spacer Configurations in RPC



- Red arrows show the routine of the gas flow
- The center part of the chamber marked by the dashed lines is used for result comparison



#### Velocity inside the RPC Chamber(Input: 1L/h)





#### **Deformation of the Glass Electrodes**

The simulation of chamber deformation on the electrodes is carried out by using pressure of gas flow and an electric field between two electrodes which is applied at 6.6 kV (working voltage of our RPC).





#### Thickness Distribution of the Gas Gap



Model	Α	В	С
RMS/mean	0.25%	0.25%	0.34%

The increase of the distance between spacers would cause more deformation on both electrodes, but still within 1%





#### Performance Comparision



# Motivation using Timing Information

#### Timing could be an important factor to identify delayed neutrons.



![](_page_13_Picture_0.jpeg)

#### Motivation using Timing Information

Time information can be very helpful to separate close-by showers and reduce the confusion for a better PFA application.

**1** ns resolution

100ps resolution

![](_page_13_Figure_5.jpeg)

### Fast Timing Measurement

- Purpose: => Identify neutral and charged hadrons
- Position, Energy and Timing => 5D HCAL
- Adding MRPC layers in the SDHCAL
- Fast timing readout electronics for MRPC readout
  - PETIROC from Omega group (resolution: ~40 ps)

![](_page_14_Picture_6.jpeg)

3/25/22

![](_page_14_Figure_7.jpeg)

 Design a FE prototype with four PETIROC2B chips

![](_page_14_Figure_9.jpeg)

## Prototype of Timing Electronics

- The FEE prototype includes four PETIROC chips, 128 readout pads on the PCB bottom side for MRPC induction signals.
- Detector Interface(DIF) card was designed to connect FEE and FPGA board
  - Data transmission, power rail and clock source.
- The DAQ system should be developed to transfer data between FEE and PC.

![](_page_15_Figure_5.jpeg)

![](_page_16_Picture_0.jpeg)

#### Hardware of Timing Electronics Prototype

![](_page_16_Picture_2.jpeg)

![](_page_16_Picture_3.jpeg)

![](_page_16_Picture_4.jpeg)

![](_page_17_Picture_0.jpeg)

#### DAQ Software

- Software developed with python language by QtCreator
- The configuration set in the software and sent to the FPGA over ethernet with TCP
- Data received from FEB, saved to the PC side.

🛯 MainWindow			- 🗆 X	Main settings	EN/PP Calibrat	ion Connect te	st		
Main settings EN/PP Calibration	Connect test								
Mask disci charge         0         1         2         3         4         5         6         7         Mask disci time         0         1         2         3         4         5         6         1         2         3         4         5         6         7	8         9         10         11         12         13         14         15	□       16         □       17         □       18         □       19         □       20         □       21         □       22         □       23	24 25 26 27 28 29 30 31 24 25 26 27 28 29 30 31	待发送数据 接收信息	发送	打印648bit	导出到文本	文本名称: reg_10_14.txt	
ADC ramp compensation External start ADC LatchDiscri no latch ~ Polarity Negative ~	charge 300 time 500 DAC dummy 0 DAC delay 0	Cin (1.25pF) 2.5pF 3.75pF 5pF τ=25ns	Cf ② 100fF ③ 200fF ④ 300fF ④ 400fF τ =25ns	本机ip 本机端口	重定向到文本 192.168.31.166 12345	结束重定向 连接状态 连接模式	清屏 未连接 TCP v	文本名称: <u>data_10_14.txt</u> 建立服务器 断开连接	SJTUN
									3/25/22

#### Time and Charge Threshold Voltage Test

- All of bias voltage values are correct.
- Output data has been checked, after sending trigger signals.
- Time threshold is correct according to the voltage value with 10bit DAC.
- Time and Charge threshold can be well controlled.

![](_page_18_Figure_5.jpeg)

![](_page_18_Picture_6.jpeg)

![](_page_19_Picture_0.jpeg)

#### Status of System Test

#### Crossstalk exists in the injection test!

			=====10 bit	step===						
Ch0 :	64	Coarsetime:	1100011101,	Decode:	100001011	==>	Counter:	267,	Hit:	1
Ch1 :	65	Coarsetime:	1000010110,	Decode:	111110010	==>	Counter:	498,	Hit:	0
Ch2 :	66	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch3 :	67	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch4 :	68	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch5 :	69	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch6 :	70	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch7 :	71	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch8 :	72	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch9 :	73	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch10:	74	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch11:	75	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch12:	76	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit:	0
Ch13:	77	Coarsetime:	1001011110,	Decode:	111001010	==>	Counter:	458,	Hit:	0
Ch14:	78	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch15:	79	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch16:	80	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch17:	81	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch18:	82	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch19:	83	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch20:	84	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch21:	85	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch22:	86	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch23:	87	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch24:	88	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch25:	89	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch26:	90	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch27:	91	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch28:	92	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch29:	93	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch30:	94	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1
Ch31:	95	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit:	1

![](_page_19_Picture_4.jpeg)

A new version of hardware is under development!

# RPWELL Detector Prototype

(from Weizmann)

Resistive Plate WELL is considered to be used as a sampling element in SDHCAL.
 50×50cm<sup>2</sup> RPWELL prototype has been built.

![](_page_20_Picture_3.jpeg)

Strips readout (1mm pitch)

![](_page_20_Picture_5.jpeg)

Resistive glass

![](_page_20_Picture_7.jpeg)

#### Masking bottom of the THGEM

![](_page_20_Picture_9.jpeg)

THGEM glued on the glass

![](_page_20_Picture_11.jpeg)

Closing chamber

![](_page_21_Picture_0.jpeg)

#### 80-GeV Muon Testbeam

- Muon beam, E = 80GeV
- RD51 GDD 6cm2 trigger + tracker: 3 SCs, 3 Micromegas
- DAQ: APV25 SRS

![](_page_21_Figure_5.jpeg)

![](_page_21_Picture_6.jpeg)

Average efficiency ≈ 96%, std (spread) = 4%
Low efficiency values (40 – 85%) are measured at the edges and at the low efficiency "blub" probably related to gluing point

![](_page_22_Picture_0.jpeg)

#### Summary

- A testbeam data analysis draft has been submitted to Jinst recently.
- Ix1 m<sup>2</sup> Glass RPC has been built and tested at SJTU.
  - A RPC performance study paper has been accepted by Jinst.
- The timing electronics prototype have been designed and tested.
  - A new version of hardware is under development.
- S0x50cm<sup>2</sup> RPWELL detector prototype has been build by Weizmann, and its performance was tested in a 80-GeV muon beam.
- An international effort towards building MRPC + readout electronics based on Petiroc2B.
  - University of Lyon (France), Shanghai Jiao Tong University (China), CIEMAT (Spain), Gangneung-Wonju National University (Korean), etc.

![](_page_23_Picture_0.jpeg)

# Thanks for your attention!

![](_page_23_Picture_2.jpeg)

![](_page_24_Picture_0.jpeg)

# **Backup Slides**

![](_page_24_Picture_2.jpeg)

![](_page_25_Picture_0.jpeg)

# Introduction of PETIROC chip

#### Time measurement with 10bits TDC interpolating 40MHz coarse time

- Scharge measurement (Q>50fC) with 10bits DAC
- Voltage input amplifier, 2000hm matching
- In the second second
- PETIROC parameters:
  - One chip with 32-channels and mixed analog/digital
  - The 32chs input connected with PAD (detector unit)
  - One channel split into two parts, respectively for charge and time measurement
  - Internal DAC for each channel to adjust the amplitude of the input signal
  - Lower power consumption (~6mW/channel)
  - Jitter ~18 ps RMS on trigger output (4 photoelectrons injected)

![](_page_25_Picture_13.jpeg)

# Sub-component Design and Testing

Front-End readout Board Design with pads and four petiroc2b

![](_page_26_Figure_2.jpeg)

# Sub-component Design and Testing

- Solution Straight Straight
- IF card will be in charge of the communication and data transfer with the FE electronics(two headers) and ZCU102(two FMCs).
  More Details
- Analog and digital power are separated.

![](_page_27_Figure_4.jpeg)

2th Version

# Embedded design based on FPGA -- UART

- The embedded design in ZCU102(PS side) mainly contains serial port communication(UART), ethernet communication(TCP/IP) and PETIROC configuration(Slow Control).
- WART test in PS side:
  - Hardware only needs **Processing System part** on ZCU102.
  - Write the C/C++ code and run on the hardware platform.
  - Information is printed on the tool window through UART port.

include <stdio.h></stdio.h>	፵ 友善串□调试助手 - □
	文件(F) 编辑(F) 祠图(M) 工具(T) 控制(C) 帮助(H)
include "lwip/crp.h" include "lwip/crp.h" include "lwipopts.h"	
nclude "xl_cache.n" PS COOCE	串口设置 [09:00:03.129] Xilinx Zyng MP First Stage Boot Loader Release 2019.2 Feb 23 2021 - 16:51:14
efine TX_SIZE 102	端口 COM4 I PMU-FW is not running, certain applications may not be supported.
<pre>struct tcp_pcb*connected_pcb = NULL; signed client_connected = 0; Static Global Function, blind for external file int tcp_trans_done = 0;</pre>	波特率       115200       ・         数据位       8       ・         数据位       8       ・         校验位       None       ・         (09:00:05.247)       TCP client connecting to 192.168.1.100 on port 500         0n Host: Run \$iperf -s -i 5 -w 2M       Start PHY autonegotiation         (09:00:05.253)       Waiting for PHY to complete autonegotiation.         (09:00:05.253)       Waiting for pHY to complete autonegotiation.
u_char data[TX_SIZE] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9}; char data[TX_SIZE] = "Hello World! Successfully Send Word From PS Client";	停止位 1 ···································
t send_data()	流 控 None · UART Output
err_t err; struct tcp_pcb *tpcb = connected_pcb;	─ 接收设置
if (!tpcb) return -1;	G ASCII C Hex
//判断发送数据长度是否小于发送缓冲区剩余可用长度 if (TX_SIZE < tcp_sndbuf(tpcb)) { //Write data for sending (but does not send it immediately).	✓ 自动换行 □ 显示发送
<pre>err = tcp_write(tpcb, data, TX_SIZE, 1); if (err != ERR_QK) {     xil_printf("txperf: Error on tcp_write: %d\r\n", err);     comported rtx_NULL;</pre>	UART Debug Assistant
return -1;	□ 发送设置
}	G ASCII C Hex 发起
<pre>err = tcp_output(tpcb); if (err != ERR 0K) {</pre>	□ 自动重发 1000 ÷ ms
<pre>xil_printf("txperf: Error on tcp_output: %d\r\n",err); return -1;</pre>	sad
}	COM4 OPENED, 115200, 8, NONE, 1, OFF Rx: 449 Bytes Tx: 0 Bytes

3/25/22

**UART** communication test

![](_page_29_Figure_0.jpeg)