


Ladder design discussion

JunHu

2022/3/17


Outline



- Dual sides readout, 5 chips per side
- Socket, power supply and filter are placed on rigid area
- 1 meter is the limitation of manufactory

Power supply



- Requirement:
 - $1.8V_{DDA} < 8.3mA$
 - $1.8V_{DDD} \approx 0.21A$
 - PWELL (-6V – 0)
 - VRESET, VHIGH, VLOW from DAC




Socket

- FMC standard
 - ASP-134606-01: 8.5mm height

- Backup
 - Qth-030-01-F-D(0.5 mm pitch)




FPGA board




Layout topological

- Independent signals:
 - CLK40M, SPI_CSB, DOUT_P, DOUT_N, SER_VALID
- Shared signals:
 - APULSE, TRIGGER, VRESET, VHIGH, VLOW
- SPI signal
 - Inter-conn / shared
- Power supply
 - VDDD, VDDA, PWELL, GND




Bonding side



Plane side

- Vdrop: $0.03\Omega = (1\text{mm} \times 25.6\text{mm} \times 0.5\text{oz})$
 - VDDD 6mm width, $0.21\text{A} * 0.03 / 6 * 12.5 = 13\text{mV}$
 - VDDA 4mm width, $0.0083\text{A} * 0.03 / 4 * 12.5 = 1\text{mV}$
 - GND 2mm width, $0.22\text{A} * 0.03 / 2 * 12.5 = 39\text{mV}$
- Attenuation: $0.1\text{db} = 1 \text{ inch @ } 1\text{GHz}$
 - 50cm : -2db

2 options



- Option1


- 2 layers flex + 4 layers rigid
- Inter-conn signal used
- worse signal integrity
 - Noise
 - Ground bounce



- Option2

- 4 layers flex + stiffener
- Shared spi signal used
- better signal integrity
 - complete ground plane

discussion



Plan

- After discussion, 1 week for design and 2~3 weeks for production.