# MAPS-based Upstream Tracker at LHCb Upgrade II

Quan Zou (邹全)<sup>1</sup> on behalf of the LHCb UT upgrade team **CEPC** Workshop 24-28, October, 2022



<sup>1</sup>Institute Of High Energy Physics (IHEP), Beijing, China





## Introduction

LHCb starts data-taking at L= $2 \times 10^{33} cm^{-2} s^{-1}$  in 2022 with upgraded detector. Upstream Tracker (UT) is located just upstream of the magnet and covers the full detector acceptance.

- Provide fast track reconstruction to speed up trigger decision
- Reduce **ghost rate** in long tracks
- Improve momentum resolution

But with L =  $1.5 \times 10^{34} cm^{-2}s^{-1}$  in Upgrade II after 2032, it can not cope with the data rate and the high occupancy (up to  $\sim 10\%$ ) would significantly compromise the UT performance.

The proposed design for the upgraded UT detector is discussed using **CMOS MAPS technology** and give results from preliminary performance studies, together with an R&D plan.



Institute of High Energy Physics Chinese Academy of Sciences















## **Upgrade II Luminosity Simulation**

Performance studies are based on simulation samples generated in Upgrade II conditions using the available Run 3 UT material and design in Geant4.

The two relevant occupancy related quantities for the future UT design are the mean and maximum hit density per bunch **crossing**, respectively.

Figure 3 shows the average hit densities per bunch crossings in p-p and Pb-Pb collisions.

- In p-p running conditions, the average density is **5.9** hits/cm<sup>2</sup>/BX in colliding bunch crossings, or 4.0 hits/cm<sup>2</sup>/BX in all bunch crossings, while it is **2.9 hits/cm<sup>2</sup>/BX** for colliding Pb-Pb bunch crossings
- The maximum hit density in a central Pb-Pb events can reach  $\sim$  52.5 hits/cm<sup>2</sup>, much larger than in p-p collisions
- For a pixel size of  $50 \times 150 \ \mu m^2$ , the corresponding occupancy rate is  $3.9 \times 10^{-3}$







Fig. 3: The mean UT hit density per BX at the first plane per beam-beam colliding bunch in (a and b) the p-p programme, and (c and d) the Pb-Pb programme. All four plots use the same scale for direct comparison. The colour map of the 2-D plots are also shown.



### **CMOS Sensor Options**

capability, are optional choices.

To achieve substantial depletion in the sensing volume and improve the speed and radiation tolerance of the detector, DMAPS implementations follow two different approaches, namely large fill-factor or high-voltage (**HVCMOS**) and low fill-factor or low-voltage (**LVCMOS**).





#### The ongoing R&D studies indicate that **Depleted Monolithic Active Pixel Sensors** (DMAPS) can be considered as very strong candidates for UT. Other technologies such as LGADs, that add timing



Fig. 4: The schematic of HV-CMOS (left) and LV-CMOS (right)

#### A four-plane detector based on HVCMOS is proposed. Layout using other MAPS technology like LVCMOS is similar.

A potential detector layout is illustrated in Fig. 5. The basic element from which the overall detector plane is constructed is the stave, which is composed of modules containing the MAPS chips.

- **Fourteen chips in a 7 × 2 array** are interconnected to a flex circuit to form a module.
- The common HL-LHC radiation tolerant ASIC for data, timing, ullettrigger and control applications, known as the IpGBT, will be utilized for data concentration and transmission.
- A total of 36 modules are mounted alternately on both sides of a supporting bare stave, in total 12 staves.
- The inner staves differ in design, with their innermost modules  $\bullet$ consisting of only  $5 \times 2$  sensor chips each due to the beam hole.







Institute of High Energy Physics Chinese Academy of Sciences



Fig. 5: A possible configuration for the Upgrade II UT detector.





Geometry modeling is under development based on HVCMOS.

- Sensor chip: the HV-CMOS geometry
- Module: 6 types, to match with different data rates
- 4 different types • Stave:
- 4 planes • Plane:



Fig. 6: Geometry construction using DD4hep







Institute of High Energy Physics Chinese Academy of Sciences



Ν	Module6		
		•	
N	Module3		
Е	F	G	Н
-	-	-	-
-	-		- 1
-	-		
-			
-	-	-	-

Module5



Module2

Module4

Module1

Mudules and staves



## **Readout Electronics Design**

The UT has a significantly high occupancy, with the hottest chip requiring a data rate of about 9.0 Gbps. In total, the UT has a data rate of about 6.8 Tbps.

Fig. 7 shows an illustrative plan, based on simulation studies at the peak luminosity, of how many IpGBT readout links (e-links) will be required on the chips in different regions of the detector.

- The e-links of IpGBT can be set to 1.28, 0.64, or 0.32 Gbps bandwidth.  $\bullet$
- The hottest chip needs at least 8 e-links of 1.28 Gbps for event data.  $\bullet$
- In the outer regions of each plane, one link of 0.32 Gbps bandwidth is sufficient. Thus dual-modules can be  $\bullet$ constructed for 28 sensor chips that share a single IpGBT.
- In total, about **1888 event data lpGBTs** are deployed. An extra **1312 lpGBTs** are used for fast and slow control. ۲



Fig. 7: The IpGBT allocation and configuration plan. Only IpGBTs for event data are listed



Ring	5	4	3	2	1
e-links / chip	1	1	1	1-3	2-7
Gbps / e-link	0.32	0.64	1.28	1.28	1.28
lpGBT / module	0.5	1	2	7	14/10
Num of modules	1312	240	80	64	32
Num of IpGPTs	656	240	160	448	384

## THANKS !

If you have any questions, please mail me by zouquan@ihep.ac.cn



LHCb 今國科学院高能物現研究所

Institute of High Energy Physics Chinese Academy of Sciences