DAQ towards a HVCMOS-based tracker for CEPC Ruoshi Dong<sup>1,2</sup>, Ivan Peric<sup>2</sup>, Hui Zhang<sup>2</sup>, Rudolf Schimassek<sup>2</sup>, Hongbo Zhu<sup>3</sup>, Jianchun Wang<sup>1</sup>, Yiming Li<sup>1</sup>, Xiaojie Jiang<sup>1</sup>, Shuqi Sheng<sup>1</sup> Keywords: HVCMOS, DAQ, VLDB, ATLASPix, pixel, sensor <sup>1</sup> The Institute of High Energy Physics of the Chinese Academy of Sciences (IHEP-CAS) <sup>2</sup> Karlsruhe Institute of Technology (KIT) <sup>3</sup> Zhejiang University (ZJU)

## **1. Introduction**

High-voltage CMOS (HVCMOS) pixel sensor is a promising candidate for particle tracking in CEPC, due to its high performance and cost effectiveness. A HVCMOS pixel sensor is being designed specifically under 55 nm technology. A pixel matrix with dozens of columns and rows is integrated and each pixel is able to make time and charge measurement separately. The result is given out by a certain output port from the chip, which maximum data rate could reach up to Gbps. To acquire the test data, a specific Data Acquisition System (DAQ) is also being designed based on the DAQ system for ATLASPix. The ATLASPix DAQ can support the data acquisition of four ATLASPix sensors simultaneously. It is highly automated and highly integrated which includes various functions such as configuration, decoding and trimming. For better expansibility and higher data rate, a new readout method based on a Gbps transceiver is proposed. This DAQ can achieve higher data rate to cope with the condition when more sensors are integrated, and meanwhile inherit the highly integrated characteristic of the previous one. This poster will give more introduction on CEPC HVCMOS DAQ.

of its leading and trailing edge. At the final end, the data is sent out through a serial transceiver with 8b/10b (or 64b/66b) coding. The configuration of CEPCPix is based on shift register chains. Debug mode, which allows self-generating hit pulse for trimming, is also compatible under different configuration.

## **3. DAQ Design for CEPCPix**

# **2. Pixel Sensor for CEPC**

HVCMOS pixel sensor is an advanced research area in particle tracking. HVCMOS pixel sensor is designed as an analog-digital mixed application specific integrated circuit (ASIC). A pixel matrix and readout circuit are integrated in a single chip. Comparing with the traditional readout method, pixel sensor can gives out hit information for each pixel point directly, instead of information with analog summation only from corners or edges. This readout method eliminates the error in hit position reconstruction process, which inevitably happens due to the analog circuit inconsistency. This advantage leads to a high performance of pixel sensor in particle tracking.



Fig. 2. DAQ hardware for CEPCPix

The block diagram of CEPCPix DAQ hardware is shown in Fig. 2. A subsidiary Field Programmable Gate Array (FPGA) is employed for data receiving from 4 sensors. A state machine is set to capture and assemble data package into certain order. The data is pushed into an asynchronous FIFO for clock domain crossing. When there is no hit data valid, an empty data package is sent out continuously for instead to keep the data stream speed as stable. To adapt the system for more sensors, a high-speed data transmission tunnel has to be established. GBTX is a radiation tolerant chip that can be used to implement multipurpose high speed (3.2-4.48 Gbps user bandwidth) bidirectional optical links for data transmission. It can be employed for data aggregation from different subsidiary controller board. Controller boards and GBTX are connected by HDMI cables and the data can be sampled by 320 MHz clock at maximum. Finally, GBTX uploads the data to PC by optical fibers.

ATLASPix, which is designed under 180 nm technology, is one of the HVCMOS pixel sensor and it was initially designed for the upgrade of ATLAS Inner Tracker<sup>1</sup>. Based on ATLASPix, a prototype pixel sensor for CEPC (called CEPCPix in below) is being designed under 55 nm technology for the aim of researching its performance under a promoted technology.



Connection	DAC	DAC Config VDAC Col/Row/TDAC				Voltages/Injections	Layer Con	Layer Control				
Search Devices			q00				Write VoltageBoards	L1	L2	L3	L4	Switch
No device detected   Open Device   Close Device			q01 qon0 qon1 qon2				Threshold 0,000 \$	Injections tart Injection	Restart			
Load/Save Configuration		V	qon2 qon3				VNAmp 0,000 🗘	Injectio 0,00	0 V 🌲			
Left_ut_pll2b_3.xml 🔻	blres	_	<u> </u>		8 \$		Baseline 0,000 🖨	#	0 2			
ing_Left_ut_pll2b_3.xml 💌	ithres	=			8 \$		VPLoad 0,000 =	Pulses/Tr	0 🗘			
Left_ut_pll2b_3.xml 💌	vnfb	_	ŏ		8 \$		VNBiasRec 0.000	Init. Dela	11 🤤			
ing_Left_ut_pll2b_3.xml 💌	vnfoll	-	0		8 🖨		VAID: ( A)	- Perior	11 🗘			
Left ut allah 3 vml	vnregc	_	2		8 🗘	1	rigger Control	ClockD	185 🗘			
ing_Left_ut_pll2b_3.xml *	vpcomp				8 =		Pos Edge Send Trigger Source: Trigger	async	•	0 🗘 0	0	<b>•</b> 0
Left_ut_pll2b_3.xml	vn2	_	ŏ		8 \$		no Input 🔹				Updat	e Delay
ing_Left_ut_pll2b_3.xml 🔻	vblresdig	) —	0	>	8 \$		Noise Rejection Level:	Fast Readout				. Proventing
	vnbias	-	<u></u>		8 \$		1	Start Fast Cloc	k Bir	DataMux	UT TS Ph	: 0 🗘
Load Config Save Config	vnout				8 🗘		0 \$ 0 \$	Reset Fast Read		bug Mode	Tr. De	el: o 韋
Register Reading/Writing	vpvco	_	_0==		16 🜲		Use Reset ID		Reset		Tr. Le	n: 0 🌻
Addr 0 🗘 Value 0 🌲	vnvco	_	-0		16 🗘		Sync Out Update	Decode Datase	SM			RO Er
Read Write	vndclmu	x =			32 ‡ 32 ‡			Complete Reado	out FIFC	FW Trig	Enable	Jebu
Use Chift Deciste -	vpdeldcl	-		)	32 \$		Config	Max. Num: 0	≜ L1 F	. [1]	L1	L1
Update	vndeldcl	-			32 🗘				L2 F	. L2	L2	L2

Config

### Fig. 1. Prototype layout of CEPCPix

The prototype layout diagram of CEPCPix is shown in Fig. 1. It consists of three parts, 1) the pixel matrix for time-overthreshold measuring of the particle track, 2) the digital logic for data serializing and transmitting, and 3) the control logic for configuration and debugging. The pixel matrix size is 60 row  $\times$  11 column while each pixel size is 252  $\mu$ m  $\times$  22  $\mu$ m. When a pixel is hit by particle, a current pulse is generated, amplified and sent to a comparator for over threshold detecting. A pulse is given out onto the hitbus which turns on the serializer to record the pixel address, together with timestamps





#### Fig. 3. DAQ software interface for controller board

Fig. 3 shows the software interface for controller board at present. Preset configuration files can be imported for setting the value of threshold voltage, bias voltage and working mode. The data readout function can either save raw data or the data already being decoded which give out the hit channel number and timestamps directly. In future, the interface between PC and GBTX will be integrated into the software to control more sensors simultaneously.

<sup>1</sup> IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 56, NO. 8, AUGUST 2021