



## ASIC R&D Progress for ATLAS Silicon Pixel Detector Upgrade

## CPPM & IHEP

W WEI (IHEP) N Wang (IHEP) JP Luo(IHEP) Z WANG(IHEP) RC Fei(CPPM) P Panguad(CPPM) JC Clemens(CPPM) A Rozanov(CPPM)

9 April 2011

**Details of Collaborations of 2010~2011** 



- FEC4\_P3C pulse generator (W. WEI)
  - Design
  - Single chip measurement result
  - FEC4\_P3C associated with FEC4\_P1 measurement
- Other Designs and simulation:
  - Design of power saving blocks for pixel unit (W. WEI)
  - Full chip functional evaluation of FEC4\_P3 (W. WEI)
  - Power-on-reset block (N. WANG)
  - Modification of the SEU latch (N. WANG)

## **FEC4\_P3C** pulse generator



- Provide a very fast and precise pulse to the pixel matrix
- Up to 30k pixels (FE\_I4 case), parasitic capacitive load of 40pF~80pF
- A falling edge faster than 10ns to avoid ballistic deficit
- Rising time of hundreds of µs to avoid baseline shift
- Capable of pulse phase tuning and rising time tuning



## **Design of the pulse generator**

R<sub>c</sub>

current to voltage

10bit DAC

Bonn Univ

Pulse

**denerator** 





- Reference design: FEI4
- Current-to-voltage rail-to-rail DC output
- Very fast falling: End-of-Double Column Switches,
- Very slow rising: very weak PMOS and big resistor
- I2v amp: reuse the buffer in FEC4-P3 (designed by Jiangping)

Weak stage: modification on FEC4\_P3 buffer

- Buiding blocks chip FEC4\_P3C
- Tapeout: Nov. 2010, measurement: March, 2011
- Size of chip:  $2.5 \times 1.5 \text{ mm}^2$
- Area of block:  $150 \times 150 \ \mu m^2$
- 20 pads (maximum sets)



## FEC4 P3C & P1 combined system







## Full chip scan image



#### HP generator + P1, threshold distribution



HP generator + P1, noise distribution



#### P3C generator + P1, threshold distribution









- Single block
  - Functionality is good: fast falling, slow and tunable rising edge
  - Performance: linearity <  $\pm 0.5\%$ , dynamic range: > 0~1.45 V
  - Unterminated problem because of the very high output impedance, expected to be solved in the final internal version
- Combined with P1 pixel matrix load
  - P3C pulse generator is compatiable with P1 load
  - No growing of threshold/noise dispersion was found
  - PCB connections a issue: reflections are hard to be eliminated rms noise slightly increased
  - Expecting a better performance in final version if the generator is dwelled inside the chip

**Details of Collaborations of 2010~2011** 



- FEC4\_P3C pulse generator (W. WEI)
  - Design
  - Single chip measurement result
  - FEC4\_P3C associated with FEC4\_P1 measurement
- Other Designs and simulation:
  - Design of power saving blocks for pixel unit (W. WEI)
  - Full chip functional evaluation of FEC4\_P3 (W. WEI)
  - Power-on-reset block (N. WANG)
  - Modification of the SEU latch (N. WANG)



- Power consumption of Pixel: Analog 10 μA, Digital 10 μA
- FEC4\_P3 pixel: half size of FEI4, 2X amount 2X power
- To save power:
  - Design optimization (static)
  - Sleep low power standby wakeup working sleep (dynamic)
- A most power consuming block: discriminator (4 μA)
- Preamp output monitoring → Wakeup pulse for Discri
- Design issue:
  - Very large gain: Preamp output  $\rightarrow$  Digital level
  - Speed: Wakeup pulse to be faster than TOT output
  - Area: very limited space in the exsiting FEC4\_P3 design



## Full chip overall simulation and evaluation



- Full chip overall simulation
  - Common simulation: configuration of pixels are preset, configuration phase ignored
  - Real case of operation: configuration  $\rightarrow$  normal operation time consuming in simulation
  - Overall simulation by FastSpice (Ultrasim):
    - Work as in the real case
    - Evaluate all the bias settling
    - Evaluate the configuration process and compatiability with PUC
  - Debug: Problems of HitEn, ClrGlobal, LdEn... were solved
- Full chip power network layout evaluation
  - Power distributed as a non-ideal grid with para. R
  - IR Drop: Bias condition may vary from near end to far end
  - FastSpice (Ultrasim Power Network Solver) with estimated R from layout extraction, to evaluate IR Drop and bias of all pixels



#### **Designed by N. WANG**

- Reset signals generated on both of the rising and falling edge of power supply
- Hysteresis of 100mV
- Implanted to Chrt 0.13 µm
- Compatiable with both 1.5V and 1.2V supply
- Layout is ready, to be embedded in the next tapeout



## **Modification of DICE latch for SEU**



#### by N. WANG

- Included two latches in each cell
- SEU is restricted in one latch, the other one remains unchanged
- Capable of anti-SEU
- Modification:
  - Based on the 4-latch cell
  - Further separate the complementary node, enhance the anti-SEU capability
  - Layout size shrunk
- Expected to be evaluated in the next tapeout







- Collaboration between CPPM and IHEP was successful and fruitful in the past few years and will continue
- IHEP would like to contribute more on the coming ATLAS silicon pixel upgrades especially on the frond-end readout chips

# Thank you!

**Backup Slides** 

## **Functionality**



calibration pulse

#### **Output specification:**

- **1.** Very fast falling edge -> charge injection
- (less than 2.5ns @ 0.5ns input rising edge)
- Very slowing rising edge -> baseline restoration (3-bits tuning, 20 μs ~ 500 μs)

Ringings detected due to the unterminated cable Expected to be eliminated if dwelled inside the chip



falling edge ~ 4ns @ 2ns input rising edge

Rising edge ~500 μs @ 25uA input current 18

### Performance





## Linear fit result



## **Design and simulation**







- Transimpedance
- Equivalent:
  - DC close loop (operating pt.)
  - AC open loop (large gain)
- Optimization: para. & corner
- Discriminator: modified for fast wakeup and settling
- M.C. sim: explore the full corner range

