R&D status for CEPC vertex detector prototype

Zhijun Liang (IHEP) On behalf of CEPC vertex detector MOST2 team





Institute of High Energy Physics Chinese Academy of Sciences



Overview of task2: vertex detector R & D

- Can break down into sub-tasks:
 - CMOS imaging sensor chip R & D

 - Detector assembly
 - Data acquisition system R & D

CMOS imaging sensor prototyping

Detector module (ladder) Prototyping





• Detector layout optimization, Ladder and vertex detector support structure R & D

Full vertex detector Prototype



Beam test to verify its spatial resolution







Overall plan of task2: Vertex detector R & D

• 4th Year (2021.7 –2022.6) :

- Competed R & D full-size TaichuPix sensor
- Manufactured the support structure for whole detected
- Assembling and installing the detector prototype
- Completed DAQ system for whole detector
- 5th Year(2022.7 2023.6):
- Completed detector assembly and commissioning
- Test beam and data analysis
- Finish assembling of prototype



CMOS Sensor chip R & D

- The existing CMOS monolithic pixel sensors can't fully satisfy the requirement
- Major Challenges for the CMOS sensor •
 - Small pixel size -> high resolution (3-5 μm)
 - High readout speed (<500ns dead time @40MHz at Z pole) -> for CEPC Z pole
 - Radiation tolerance (per year): 1 MRad

	ALPIDE	ATLAS-MAPS (MONOPIX / MALTA)	MIMOSA
Pixel size	\checkmark	Χ	\checkmark
Readout Speed	Χ	\checkmark	X
TID	X (?)	\checkmark	\checkmark





Sensor prototyping

- Completed 3 round of sensor prototyping
 - 1st Multi-wafer project chip (Taichupix1)
 - Submitted in June 2019, received in November 2019
 - 2nd Multi-wafer project chip(Taichupix2)
 - Submitted in Feb 2020, received in July 2020
 - A full functional pixel array (64×192 pixels)
 - 1st engineering run (Taichupix3)
 - Submitted in Q4 2021, received in Q2 2022
 - Full-size chip (1024× 512 pixels)

TaichuPix3 8-inch wafer





Taichupix3 photo



Taichupix3 Chip size: 26 ×16 mm Pixel size: $25\mu m \times 25\mu m$







TaichuPix2 test with ⁹⁰Sr source

- Exposure to ⁹⁰Sr at different threshold (ITHR)
- Mean cluster size around 2.2

With CEPC maskoff pattern





Mean cluster sizes Vs threshold









TaichuPix2 Laser test (fine scan)

- - $5 \sim 6$ um (depending on thresholds)





 $\delta(X_{obs}-X_{exp})(\mu m)$

Designed diode window width : 9 um

Movement (µm)



TaichuPix radiation test

- Completed two round of CMOS sensor prototyping
- Radiation to 30Mrad at BSRF, TaichuPix2 is still functional ullet
- TaichuPix-2 irradiated at BSRF 1W2B beamline (6 keV X-ray) ullet
 - Dose rate ~17.63 krad/min for the first 2.5 Mrad
 - then 211.56 krad/min for 51 min, then 1.24 Mrad/min for 15 min
 - Dose rates were calibrated with an ion chamber before test

Radiation test at BSRF for 2nd MPW chip





Full-size TaichuPix3 (engineering run)

- **Full-size Taichu pixel received**
 - - Sent 1 wafers for thinning (150um) and dicing
 - Other wafers will do wafer-level testings
- 1024×512 Pixel array (25μm×25μm pixel size), Process: Towerjazz 180nm
- **FE-I3** like Periphery digital readout, high speed data interface ullet
 - Time stamp precision: 25ns (modified process) -50ns (standard process)

Taichupix3 design



• 6 wafers of TaichuPix3 (3 wafer with standard CIS process, 3 wafer using modified process)

Taichupix3 Wafer

Taichupix3 chip





TaichuPix-3 chip vs. coin



9

Pixel Analog design

- **CEPC time stamping precision requirement:**
- 25-50ns time stamp presition , stamping collisions at Z pole
- <500ns dead time</p>
- **Taichu pixel analog design:**
- ~50ns~150ns time stamp (standard CMOS MAPS tech.)
- **Expect to read ~25ns using Modified process:**

Delay of leading edge vs. input charge



Standard : no full depletion



Modified : full depletion, faster charge collection







Preliminary TaichuPix-3 test

- Single chip test system built
- Taichipix3 can reach ~100 e- lower threshold than Taichu2 \bullet
 - ► Improvement of DAC design in TC3 verified

Taichu	Taichu2 mean
tł	threshold
	267 е-







~169 e-



TaichuPix3 laser tests

Functionality of the full signal chain proved with laser tests





Taichupix3 wafer-level testing

- Wafer level testing in NCAP (on-going)
 - Remote commissioning of testing program •
 - probe cards ready •
 - Plan to measure the yield and select good sensors for aseembly •

V2 field01:1 (prod) - VNC Viewer		
	Constraint of the second	= 4
X Operation Conti _ X	X ui report.0	RG.PROD
engineering	A Hardware Smartest Eclipse Work Center - /home/prod/PGM/TGPX_TESTPROG/workspace-7/3.x	
Execute Warkorder	Ele Edit Navigate Search Project 93000 Bun Window Help	
Supervise	13- 12 2 2 4 5 5- 0- 0- 0- 0- 0 × 0 × 0 × 0 × 0 × 0 × 0	a 🖾 🖉
D Quite	🗖 Pin Browser 🕄 👘 📲 🗖 🛠 TCPX.tf 🕄 🔒 DAC_BIAS_TEST.cpp 🦄 🐃 🗖 👯 Utility Line 🕄 🚯 Sample Code	@ < @ = = =
Profilet	Site 1	
	Digital AC MU	0
		0
Production Control	TP_IO TP_IO	0
Settings	TRIGGER N DAC BIAS	0
IBLE	VBG N Device_Reset	0
	Analog Bouting Keep	
	Pass Min (A) 0 Voltage Measurement	
	DPS Voltage Pass Max (A) 0.1 @ Current Measurement	
	AVDD 1.8 V OC Unganged Measurement) exists with differe
	DVDD 1.80004 V	
	VDD PLL 1 79996 V Pin: VRE @ Single Measurement	
	Site: 0 Looped Measurement Channel: 42516 DC-Scale: 0CS-DPS32	
Chester	VI OW 500.014 mV	
Walt Engine		
V	Utility Chan 5 Con Stat	
BC	The Hold Conce Sense Check	
VING:	Pos Result	
	🗱 Primary 🕄 🖑 Utility Purpose 🦉 🖗 🍟 🗖 Force Current Range 1.5 A	
\sim	Timing Mode Multiport	
	Multiport spec SPI CAPTURE	
0519	CAPTURE 1 functional [Check Status Flags]	
2	pOTHER 1 functional Mux Measure Current Range	a exists with differ
IGRM64195	pSPI 1 functional	Control of the Control of Control
ta militari	Level Mode Equation-based	
ST	Level Equation 1 default Measure 61.36376 uA	dware level limits
	Level Spec Set 1 default_VDD_3p3_spec CND_Sense	unare seven innits
TGRX	Level Set 1 normal CND	
103E016835m	Pattern 42° MPR SET ON VDAC2 0x90	

Nafer level test







2 🗉 🕸



13

Detector module (ladder) R & D

- Completed preliminary version of detector module (ladder) design ightarrow
 - Detector module (ladder)= 10 sensors + support structure+ flexible PCB+ control board
 - Sensors will be glued and wire bonded to the flexible PCB
 - Flexible PCB will be supported by carbon fiber support structure
 - Signal, clock, control, power, ground will be handled by control board through flexible PCB

3D model of the ladder



flexible PCB design

553mm X 17.23mm

.



Profile of flexible PCB

	Achieved	Opt
	Thickness (µm)	gc
Polyimide	25	
Adhesive	28	
Plating Cu	17.8	
kapton	50	
Plating Cu	17.8	
Adhesive	28	
Polyimide	25	



50

17.8

15

14

ladder readout design

- Flexible PCB board
 - •
 - 2nd version submitted last week
 - 2 metal layer (lower material budget)
- Interface board ullet
 - First version ready (Hard PCB) •
 - **Connecting flex to FPGA boards**



Interface board



Taichupix3 chip bonded to the flex board







Support structure of the ladder

- Production of ladder support with carbon fiber is in good progress
 - Half of the ladder support has been produced.
 - The yield of first batch of production is a bit low (~10%)
 - New batch of production has higher yield •
 - Expected 120 good ladder support in this production •

Ladder support structure 3D model



Ladder support production





Cooling design

- Air cooling is baseline design for CEPC vertex detector
- Sensor Power dissipation:
 - Taichupix : $\leq 100 \text{ mW/cm}^2$. (trigger mode) ; CEPC final goal : $\leq 50 \text{ mW/cm}^2$
- Cooling simulations of a single complete ladder
 - Testbench setup has been designed and built for air cooling , vibration tests

The EMMI (Emission Microscope) For Taichupix2



Power consumption



17

Air Cooling test

- Test bench setup for air-cooling
- **Vibration follows Gaussian distribution**

∆x/mm

- Displacement below (σ ~2 μ m) ullet
- **Core of Gaussian is still under control**



Test setup prototype for ladder cooling Use compressed air for cooling



Displacement



Gantry for vertex detector prototype assembly 3~5um good position resolution require high assembly precision Cooperate with domestic company on R & D Gantry automatic module assembly. Pattern recognition with high resolution camera

- - •
 - Automatic chip pick-up and positioning •
 - Automatic Glue dispending •

Gantry system



Pattern recognition





19

Ladder assembly

- Ladder (double side) = 20 ASIC chips + two flexible PCB + carbon fiber support
- Ladder assembly procedure verified with dummy ASIC (glass) using gantry robot

ladder on wire bonding machine



Dummy ladder glue dispensing using gantry











Tooling Design for Barrels Assembling

- Ladder installation procedure designed
- 3 sets of tooling for 3 layer of barrel assembling.
- Tooling and special tool for inner and middle barrels assembling.

Tooling for installation





This version only works for the outer barrel assembly !



21

Vertex detector prototype assembly procedure

- Mockup with 3D printing production done
 - Assembly with 3D mockup model verified the installation procedure ullet
- Production with precise machining started
 - Expected finished at middle of September •







22

Plan for test beam

- Expect to perform beam test in DESY(3 7GeV electron beams)
 - Rehearsal testbeam at Beijing Synchrotron Radiation Facility(BSRF) (1-2 GeV electrons)
 - **Plan to Installed 6 real ladders on prototype** •
 - Plan to install all the carbon fiber support structure for full vertex detector
 - Beam is shooting at one section of vertex detectors



	DESY	IHEP E3 beam	BSR
mentum	1-6 GeV	<1 GeV secondary beam	1~2.5
articles	electrons	Protons/ Pions/ /Electrons	electr
gger rate	4000 Hz/cm ²	0.6 Hz/cm ²	~50 Hz,





Schedule

- 2022
 - September: mounting readout ladders
 - October: finished mounting the ladders, and readout tests
 - Earlier November: Finish assembly of prototype •
 - November: Cosmic ray testing or BEPC beam test
 - December 12-22: DESY test beam (test beam time slot reserved for two weeks)
- 2023
 - Q1: testbeam data analysis, paper publication
 - Q2: MOST review meeting

5-Dec-22	49	CMS-InnerTracker	х		_	
12-Dec-22	50	CEPC Vertex	X	HVMAPS	×	
19-Dec-22	51 Beam till 22/12 0800	CEPC Vertex	x	HVMAPS	x	
26-Dec-22	52				Shutd	lown





Summary

- Large-scale full-size sensor chip (Taichupix3) from engineering run ready
 - Promising test results obtained in single-chip testing
 - Can reach lower threshold in Taichupix3 \rightarrow expect to have higher efficiency than Taichupix2
- Detector module (ladder) assembly in progress
 - Assembly tools and procedure verified with dummy chips
 - 1st version of electronics board ready
- Full vertex detector prototype assembly in process
 - Assembly procedure are validated with 3D printing mockups
- Next major milestone:
 - Test beam at DESY at December 2022
 - MOST2 project review meeting at Q2 2023

Spatial resoluti

Radiation hard

process rinting mockups

	Final goal	Status
011	3~5 µm	Will measure in DESY test beam
ness	>1MRad	First test up to 30 Mra
	In radiation test	Chip is still functional





Research Team in task 2

4 institutes

课题2: IHEP - 中国科学院高能物理研究所 SDU - 山东大学 NJU - 南京大学 NWU - 西北工业大学

	Institutes
Full CMOS	
Verte	
	CCNU/IFAE
	NWPU
CMOS sensor	SDU
	NJU

Tasks

chip modeling, Pixel Analog, PLL block **Detector module (ladder) prototyping** Data acquisition system R & D x detector assembly and commissioning **CMOS sensor chip: Pixel Digital** CMOS sensor chip: Periphery Logic, LDO chip: Bias generation, TCAD simulation Sensor test board design Irradiation, test beam organization



Backup: International collaboration

- **IFAE(Spain)**: very active in CMOS Sensor design and testing
- Liverpool (UK): Tracker mechanical design,
- Oxford(UK): CMOS sensor design validation, thermal design
- RAL(UK): Pixel module design
- Queen Mary(UK): module mechanical design (Zero mass concept)
- Strasbourg (FR): CMOS sensor design, Tracker mechanical design
- University of Massachusetts (US): Tracker mechanical design, thermal design

In 2019, we have one engineer visited Oxford and Liverpool for 4 weeks, learned a lots about silicon.



Carbon fiber Support structure of the ladder • Fabricated first support structure prototype of the ladder (IHEP designed)

- 4 layer of carbon fiber, 0.12mm thick
- Thinner than conventional carbon fiber







Plan for test beam (2)

New opportunity in Beijing Synchrotron Radiation Facility (BSRF)

- High energy electron (0.2~2.5 GeV) leakage from BEPC •
- High trigger rate (up to 50Hz/cm²)
- Need to filter low energy particles for vertex test beam

	DESY	IHEP E3 beam	
Momentum	1-6 GeV	<1 GeV secondary beam	
Particles	electrons	Protons/ Pions/ /Electrons	
Trigger rate	4000 Hz/cm ²	0.6 Hz/cm ²	2





Energy spectrum measured by calorimeter (by Yong Liu)

Energy deposition in the BGO Calorimeter







News about Taichupix3 production

- 6 Taichu3 wafers are ready.
 - wafer arrival at IHEP in 5th July
 - 3 wafers (standard process) + 3 wafers (modified process)
 - After irradiation, modified process will give better resolution
 - Will modified process sensors into the detector assembly
- Send 1 wafers for thinning (150um) and dicing
 - Test single chip performance
 - Send 5 chips with PCB boards to company for wired bonding
 - 5 board bonded.
 - Wire bonding one PCB board at IHEP •
 - Try to wire bonding one chip on flex at IHEP next week
- Send 3 wafers to NCAP for wafer testing , thinning and dicing









Backup: DAQ status

Design of DAQ



Hongyu Zhang

Front End Electronics:

- Readout Board: x12
 - Readout Ladder electronics data
- Clock Fan-out Board: x1
 - Fan-out common clock signal to each readout board
- Readout Control Board: x1
 - Fan-out common reset / common start / common stop signals to each readout board
 - Synchronize global timestamps of each readout board
- Trigger Board: x1
 - Provide timestamp of Scintillator trigger signal







DAQ Architecture development

- Try to config single chip test board and data handling with DAQ software (next step)
- Purchase 3 DAQ PC for data taking (next step)
- Parallel processing for each FPGA board
- Hit maps on-line monitoring

DAQ Architecture



ta handling with DAQ software (next step) ep)

5 main function modules:

- Control Window module
- Run Control
- Condition monitoring
- Configuration module

Send configuration information to electronics via UDP

- Data readout module
- Receive the raw data via TCP
- Store the raw data
- Data analysis module
- Online Process
- Data storage module
- Store data

data structure

7
Package Header (0xaa)
Package Header (0xbb)
Hit Num per package (0x10 or 0x40)
Header id (8 or 16 bits)
Triager num (8 bits)
Chip Timestamp (8 bits)
FPGA Timestamp (Low 8 bits)
FPGA Timestamp (Middle 8 bits)
FPGA Timestamp (High 8 bits)
Addr Dcol + Addr row + Chip id + Valid flag (9 bits + 10 bits + 4 bits + 1 bit = 24 bits)
Package Trailer (0xcc)
Package Trailer (0xdd)
Byte count
Error coding





Data acquisition system

- Preliminary design of data acquisition system(DAQ) •
 - Ladders are reader by readout boards ullet
 - All readout boards connected to computer through a switch ullet
 - User interface developed ullet
 - DAQ tested in five modules equipped with MIMOSA sensors \bullet



DAQ Tests with 5 MIMOSA chips



DAQ system data display **Tested with MIMOSA modules**







New proposed readout architecture in TaichuPix



- New readout architecture ullet
- \rightarrow reduce power consumption and reduce pixel size **CEPC** readout time requirement: <500ns deadtime @40MHZ(Z pole)
- ullet
- - Priority based data driven readout; time stamp at EOC Dead time: 2 CLK for each pixel (50ns @40MHz CLK)
- Two digital pixel designs: FEI3-like and ALPIDE-like design **2-level FIFO architecture**
 - L1: column level, to de-randomize injecting charge
 - L2: chip level, to match in/out data rate between core and interface
- Trigger readout:
 - Coincidence by time stamp, matched event read out

Taichu-1 Column-drain readout







Main specs of the full size chip for high rate vertex detector

- Bunch spacing
 - CEPC Z+Higgs (240GeV): 680ns;
 - WW threshold scan (160GeV): 210ns;
 - CEPC Z pole runing (90GeV) Z: 25ns
- High Hit density
 - 2.5hits/bunch/cm² for Higgs/WW runs
 - 0.2hits/bunch/cm² for Z pole running

For Vertex	Specs	For High rate Vertex	Specs	For Pro
Pixel pitch	<25µm	Hit rate	120MHz/chip	Pix
TID	>1Mrad	Date rate	3.84Gbps <u>triggerless</u> ~110Mbps trigger	Po De
		Dead time	<500ns for 98% efficiency	Ch



		_	_	_	_	_		_	_	_	_	_		_		_	_	_		
•																				
	-																			
ļ															•	•	•	•	•	1
																				ļ
																				ļ
															•	•	•	•	•	1
															•	•	•	•	•	1
															•	•	•	•	•	1
															ļ	ļ	į	ļ	ĺ	J
															•	•	•	•	•	1
															•	•	•	•	•	1
																				ļ
	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	1
•			•			•			•			•								
																				ļ
																				ļ
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1
•	•	:	:	•	:	:	•	:	:		:	:	•	:	•	1	:	:	•	j
	:	;	;	;	;	;	:	;	;	;	;	;	;	;	:	;	;	;	:	l
	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	J
	•	1	'	•	1	'	1	'	'	'	'	'	1	'	•	1	'	1	1	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1
																				ļ
	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ		Ĩ	Ĩ	Ĩ	Ĩ	Ĩ		Ĩ	Ĩ	Ĩ	Ĩ	Ĩ		1
•																				
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
																				ļ
																				ļ
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1
	•	:	:	•	:	:	:	:	:	:	:	:	:	:	•	:	:	:	:	j
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	1
]
	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	Ĩ	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1
•																			•	
•																				
																				ļ
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
																				ļ
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1
	•	ļ		•	•	•	•	•	ļ	ċ	•	•	•	•	•	•	ċ	•	•	1
	•	1	•	•	•	•	•	•	1	•	•	•	•	•	•	•	1	•	•	1

[cm]



CMOS MONOLITHIC PIXEL SENSOR

- CMOS Monolithic pixel (CIS process) is ideal for CEPC application
 - low material budget (can be thin down to 50μm)
 - This project use TowerJazz CIS 180nm technology
- Hybrid pixel technology developed by ATLAS and CMS
 - Thickness of sensor is about 200~300 μm
 - Need to bump bonding with readout ASIC (ASIC thickness is about $300 \mu m$)
 - Material budget about silicon sensor is about 10 times larger than CIS process



Monolithic Pixels





TaichuPix2 test with ⁹⁰Sr source

- Digital readout (full chip)
- Analog readout (debug mode for one row of pixel)
 - High signal to noise ratio found in analog readout
- More studies are on-going











typical waveform in beta tests







Spatial resolution study with laser

- Spatial resolution is measured with laser scan with X-Y-Z stage.
 - Consistent with expected resolution : pixel size (25µm) divided by $\sqrt{12}$ ~ 7 µm
 - Plan to lower the threshold, increase charge sharing to reach 5 μm resolution

TaichuPix Spatial resolution with high threshold: $\sigma \sim 5-7 \mu m$



Alice ALPIDE chip: resolution vs threshold JINST 11 (2016) C11025





Timing for lepton collider detector





Tooling Design for Barrels Assembling

- 3 sets of tooling for 3 layer of barrel assembling.
- Tooling and special tool for inner and middle barrels assembling.



bling. lle barrels assembling.

