Trigger in HEP (III)

Tiehui Ted Liu Fermilab

Tropical Seminar on Frontier of Particle Physics 2011 – Detector and Electronics Aug 18-22, 2011, Beijing

Outline of lectures

- Trigger in HEP (I): the view from Physics
- Trigger in HEP (II): the view from Instrumentation
- Trigger in HEP (III): the view into the Future

Decided to take a very different approach to the lectures:

cover much less, explain more, with only a few selected topics, bias towards collider experiments

FEE/Trigger/DAQ go hand-in-hand.

Have to drop a lot interesting topics in my lectures, but Patrick Le Du will cover all the rest. Please see his talks/slides to get a more complete view.

Lecture III

- Trigger in HEP II: the view into the future
 - A good place to look for most up-to-date materials: TIPP 2011 conference
 - A reminder from Lecture II: challenges in track trigger
 - A few selected examples on R&D ideas (Note: only have time to mention some activities at Fermilab. There are many other good ideas/ projects out there at other places. No time to cover. See TIPP2011)
 - **Solution** Data transfer challenge: VICTOR chip
 - R&D project at Fermilab
 - **v** Pattern Recognition Challenge: 3D AM chip \rightarrow VIPRAM
 - R&D Proposal at Fermilab
 - Homework for students

3

- **Solution** Data Formatting issues: ATCA vs VME (in the backup slides)
- ▶ Processing power challenge: GPU for low latency trigger in HEP?

TIPP 2011 conference

- A good place to look for most up-to-date materials on "Technology and Instrumentation in Particle Physics" (TIPP): June 9-14, 2011, Chicago.
- Just google "TIPP 2011"
- Or directly visit: <u>http://conferences.fnal.gov/tipp11/</u>
- Click on "Program", then "Time-Table" under program information to see daily program and all the talks
 - Many sessions on Trigger&DAQ
 - Many sessions on FEE, Semiconductor, Photons ... etc

See full list of tracks in next slide

TIPP 2011 Tracks (13)

- Experimental detector systems
- Gaseous detectors
- Semiconductor detectors
- Calorimeters

5

- Particle identification
- Photon detectors
- Dark Matter Detectors
- Neutrino Detectors
- Astrophysics and space instrumentation
- Front-end electronics
- Trigger and data acquisition systems
- Machine Detector Interface and beam instrumentation
- Instrumentation for medical, biological and materials research

More than 360 talks presented at the conference. it is a library for good talks on detector & instrumentations

The approach for soliciting abstracts/talks for TIPP 2011

- The conference is not about beauty-contest type of talks
- Talks should start with science motivations, then
 - \mathbf{x} focus on the challenges
 - **v** how the experiment overcame the challenges
 - x experiences in designing & building, lessons learned
 - **v** in particular, what challenges still struggling to overcome
 - **and focus on ideas on how to break the barriers (***innovation*)
- More about confession than beauty-contest

People seem to like this approach ...

TIPP 2011 received 450 abstracts: 360 oral presentations, 80 posters



What we learned from Lecture II?

• A brief summary in 24 seconds...

LHC Collisions



Example of future challenges: CMS

Tracking and Triggering







simulation

Expected Pile-up at High Lumi LHC in ATLAS at 10³⁵



- 230 min.bias collisions per 25 ns. crossing $N_{ch}(|y| \le 0.5)$
- ~ 10000 particles in $|\eta| \le 3.2$
- mostly low p_T tracks
- requires upgrades to detectors

Challenge in Tracking Trigger

- The PAST: hardware-based pattern recognition for fast track triggering has been very successful for HEP
 - CDF SVT: based on AM (Associative Memory) or CAM (Content-Addressable Memory) for pattern recognition
 - ▲ CDF SVT: ~400K patterns --> 6M patterns --> >~ 1B needed for LHC
- THE FUTURE: enormous challenges in implementing pattern recognition for tracking trigger at LHC (L1&L2), due to
 - much higher occupancy and event rates at the LHC
 - detectors much more massive

12

- much larger number of channels in their tracking volumes
- **(Likely similar issues for some high-intensity frontier experiments)**
- There is a clear need to develop/improve the hardware-based pattern recognition technology to advance the state-of-the-art
 - ▲ One example: AM/CAM R&D for HEP
 - Or think harder to come up smart/crazy ideas ...



The ultimate physics reach of LHC will critically depend on the ultimate tracking trigger capabilities of its experiments ¹³

The Track Trigger Problem

- Need to gather information from 10⁸ pixels in 200m² of silicon at 40 MHz
- Power & bandwidth to send all data off-detector is prohibitive⁻⁴⁻⁶ cm
 - Y Local filtering necessary
 - Y Smart pixels needed to locally correlate hit P_t information
- Studying the use of 3D electronics to provide ability to locally correlate hits between two closely spaced layers



One Idea for CMS tracker design

- At 200 interactions/ crossing
 - 3x10¹³ bits/second
 - Too much data to move off detectors
- Trigger on p_T by looking for pointing coincidences in planes separated by ~1mm
 - Solution Infinite $p_T \Rightarrow 90^\circ$





15

3D Interconnection

Key to design is ability of a single IC to connect to both top & bottom sensor

- Enabled by "vertical interconnected" (3D) technology
- A single chip on bottom tier can connect to both top and bottom sensors – locally correlate information
- Analog information from top sensor is passed to ROIC (readout IC) through interposer



Stack Details



- Vertical information flow from outer to inner stack layers
- Readout chip (ROIC) connected to inner sensor
- Low mass interposer
 - transmits analog signals from upper sensor
 - **s** bump bond connections
- Through Silicon Vias used to connect ROIC to bonding pads

Demonstration Model



Trigger Considerations



Once the data are transferred out, one can then format the data and perform pattern recognition. One possible approach is to use the associate memory ...

<u>Note: any new silicon tracker has to be carefully designed for triggering.</u> <u>Current ATLAS/CMS silicon-based tracker were not designed for triggering.</u> <u>CDF Silicon detector was design for triggering</u>

3D Technology in 30 seconds

- 3D technology: the integration of thinned and bonded silicon integrated circuits with vertical interconnects between IC layers
 - Vertical interconnects: Through-silicon-vias (TSVs)
 - Applications: memories, pixel arrays, microprocessors & FPGAs
- Performance can be improved by reducing interconnect R/L/C for higher speed and density...
- Freedom to divide functionality among tiers to create new designs that are simply not possible in 2D
 - Useful when a task can be partitioned into multiple sections that are physically and logically separable, and the interconnects among them are straightforward

Moore's law is approaching severe limitations

3D could be the next scaling engine

Not just as merely an extension of Moore's law,

²⁰ also provides novel design opportunities

Through Silicon Via (TSV)

A Solution Without a Problem for... Half of a Century



Examples of commercial applications of 3D Technology

Increase density dramatically

22

- **Example:** 3D DRAM stacking (control/interface tier + memory cell tiers)
- Southank Footprint or size reduction has been the main driving factor
- Available commercially in embedded, wireless, and memory devices
- Increase memory access bandwidth dramatically
 - Solution Soluti Solution Solution Solution Solution Solution Solution S
 - Eliminate the slower and higher-power off-chip buses (tens of ~ mm) by replacing them with high-bandwidth and low-latency short vertical interconnections (~ tens of um)
 - **v** Potential to remove some "fundamental bottlenecks" in computing

Both examples are relevant to AM R&D in 3D (see later) Routing in 3D can be efficient, esp. if functional elements are arranged such that the interconnects among tiers are mostly vertical

2D versus 3D Circuits





3D Integrated Circuit Cross-Section

3DIC Value Propositions

Fundamentally, 3DIC permits:

- Shorter wires
 - consuming less power, and costing less
 - The memory interface is the biggest source of large wire bundles
- Heterogeneous integration
 - Each layer is different!
 - Giving fundamental performance and cost advantages, particularly if high interconnectivity is advantageous
- Consolidated "super chips"
 - Reducing packaging overhead
- 24 Senabling integrated microsystems









Many Flavors Of "> 2D" IC Integration

Designer's Imagination Is the Only Limit...

- Homogeneous vs. heterogeneous
- Side-by-side vs. stack... vs. combinations
- Face-to-face, face-to-back,...
- Passive vs. active interposer
- Single-sided vs. double-sided

© Synopsys 2010

SYNOPSYS

Predictable Success

Many Flavors Of "> 2D"...

Marketing Imagination Is the Only Limit...



"Dis-Integrated" 3D Memory



Memory on Logic

Conventional

TSV Enabled

Fermilab





Current / Future Tool-Box for 3D Packaging







The Dilemma of the Semiconductor Industry

- Chip-makers need to keep pace with technology and focus on design
- ...while chip manufacturing and technology R&D continue to grow in cost and complexity



Januar 2010

Courtesy: GlobalFoundries

Severe Reduction in Number of Fabs

Infineon Sony Texas	Infineon Sony Texas	Infineon Sony Texas	UMC TSMC		
Texas Instruments Renesas (NEC)	Texas Instruments Renesas	Texas Instruments Renesas	Globalfoundries Renesas		
IBM	IBM	IBM	IBM	UMC	
Fujitsu	Fujitsu	Fujitsu	Fujitsu	TSMC	
Toshiba	Toshiba	Toshiba	Toshiba	Globalfoundries	TSMC
STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics	Globalfoundries
Intel	Intel	Intel	Intel	Intel	Intel
Samsung	Samsung	Samsung	Samsung	Samsung	Samsung
100000000000000000000000000000000000000	1 (A.C. (A.C.)) 1 (A.C.)	The stand and the stand			

(Source: IHS iSuppli)



The ultimate physics reach of LHC will critically depend on the ultimate tracking trigger capabilities of its experiments

³⁴ Will just use AM (Associate Memory) R&D as an example in this lecture

Back to the basics of Associative Memory



Fermilab

AM State-of-the-art

- For HEP, the best AM is the AMchip03 from INFN
 - **Solution** Designed for HEP in 2004 (CDF/SVT, $\sim 10^3$ chips needed for the system)
 - 180 nm technology (standard cell)
 - ▲ 5K patterns for 6 tracking layers, ~16 bits per layer → 5K x 6 x 16
 - Or about 0.5 Million CAM bits in 1 cm² and runs at 40 MHz
- Commercial CAMs not designed for HEP
- The challenge for HEP: how to increase the AMchip patterns (&speed) significantly? > 100 in density, > 3 in speed
 - ▶ Optimization in 2D, for density, speed and power etc
 - Solution Soluti Solution Solution Solution Solution Solution Solution S
3D and Pattern Recognition

• To increase the AM pattern density

- The simplest approach: using 3D simply as stacking tool
 - **x** To stack *n* AM chips together, to gain x *n* in pattern density
 - ▲ The KISS method: Keep It Simple Stupid
 - Example: 10 (optimized in 2D) x 4 (3D stacking) ~ 40 gain
 - Most likely limited by power/thermal issues
- True 3D: can still keep it simple enough
 - To revisit the fundamental architecture of AM
 - <u>To change it for more dramatic enhancement</u>
 - ▲ More flexibility to deal with power/thermal issues
 - More work involved

To increase the bandwidth between AM and Track Fitting

- Integration of AM and Track Fitting into one package/chip
- ▲ AM+FPGA+DRAM+SRAM combo
- ▶ "SVT in a chip"

37

🛟 Fermilab

How CAM works

 A CAM (Content Addressable Memory) is a classical digital system building block



•One pattern at a time

•There is no memory of previous matches

How PRAM works

 A PRAM on the other hand is a Pattern Recognition Associative Memory (PRAM).



Jim Hoff's slides from TIPP 2011 (Trigger&DAQ session)

2D Implementation (shown for 6 detector layers)

		The Extra Stuff" that makes it a PIRAM										
	ww	CAM ord Coll	CAM Word Ce	CAM Word Call	CAM Word Cell	CAM Word Cell		CAN Word (l Ro Cell Ghue	Road Gilus Logis		
	We	CAM rd Coll	CAM Word Ce	CAM Word Cell	CAM Word Cell	RI	CAM Vord Cell	CA1 Word	M B Cell Glu	iond In Logis		
	Wor	AM d Coll	CAM Word Cel	CAM Word Cell	CAM Word Cell	V	CAM Word Cell	CA Wor	LM d Coll G	Roadi Glime Logic		
	C.A. Word	M Cell	CAM Word Cell	CAM Word Cell	CAM Word Cell	CAM Word Cell		Wø	AM rd Cell	Road Hue Logic		
CAM Word Ce		AI Cell	CAM Word Cell	CAM Word Cell	CAM Word Cell		CAM Word Cell W		CAM ord Cell	Road Glue Logic		
	CAM Word Co	911 V	CAM Vord Cell	CAM Word Cell	CAM Word Cell		CAM Word Cell	147	CAM Vord Cell	Road Glue Logic		
	CAM Word Cel	u w	CAM ord Cell	CAM Word Cell	CAM Word Cell		CAM Word Cell		CAM Word Cell	Road Gilue Logic		
IBach Row: One Full Road	CAM Word Cell	W	CAM ord Cell	CAM Word Cell	CAM Word Cell		CAM Word Ce		CAM Word Ce	Road Glue Logic		
	CAM Word Cell	C Woi	CAM rd Cell	CAM Word Cell	CAM Word Cell	L	CAM Word Cell		CAM Word C	Road Glue Logic		
J J	CAM Vord Cell	C. Word	AM 1 Cell	CAM Word Cell	CAM Word Cel	.1	CAM Word Cell		CAN Word	A Road Cell Ghue Logic		

A Single PRAM Cell (in 2 dimensions)



The Challenge

To increase the patterns density by 2 orders of magnitude while increase the speed by more than a factor of 3

How can 3D help to improve the density & speed?



From 2D to 3D



VIPRAM (Vertically Integrated Pattern Recognition Associative Memory)



Advantages of VIPRAM Architecture



3D VIPRAM architecture



One key issue:

How to communication between the control and each CAM tier, given that the CAM tiers are physically identical?



Offset stacking idea- is this feasible?



The example for 4 identical CAM tiers, offset in one direction
Every vertical connection has 3 extra connections on CAM tier
Point to point communication done by offset (to/from Control)
Power, clock etc lines have all 4 connected together

No extra transistor needed, pure geometrical solution. ⁴But requires offset at wafer stacking stage...

🛟 Fermilab

Turns out Bob Patti at Tezzaron had a simpler idea to solve this problem long ago -- patented in 1999

 The idea was used for 3D DRAM stacking, to solve the same problem we are having, using "diagonal via"



One example case

 Diagonal via structure for 4 CAM tier case



The same can be done for all input and output signals, No extra transistor is needed. This trick solves the tier communication problem in a simple and clean way.

Price to pay: a set of vias per signal Number of vias = number of layers/tiers $_{51}^{51}$



Integrate AM and TF stages into one chip

→ "Original SVT wedge in one chip"

- Bandwidth between AM stage and Track Fitting stage is another major challenge
 - As AM pattern size increases, need to transfer large number of fired roads and associated full resolution hits from AM stage into the TF stage
 - **The larger the AM pattern size, the more demand**
 - ▶ Highly desirable if the two stages can be integrated
 - Soard/system level design could be much simplified
 - Potentially large cost saving (esp. system level)
- 3D Technology could help here
 - Similar to enhancing CPU memory access bandwidth
 - ▲ Would make the chip much more flexible (within & outside HEP)
 - 🖌 Generic R&D



Examples



Or directly integrate AM with FPGA/RAMs using 3D vertical interconnect: Perhaps possible in the future



Integrate AM with FPGA+RAMs: Possible Development Paths



"Cables R Us"



Food for thought: possible free-space optical interconnection, cable-less?

 A conceptual sketch of a free-space optical link for trigger & readout. The data links will operate in the infrared range, for which silicon is transparent ... (other free-space link ideas out there... see TIPP 2011)

Is this idea interesting? What are the possible issues?



57

Silicon transparent in IR



Homework for students

- Identify a technical challenge in your work (or use challenges mentioned in this lecture)
 - Try you best to come up with some crazy ideas to address the challenge
 - **Then try to kill the ideas, by yourself first, and ask others to help**
 - See if you can come up with one idea that cannot be killed easily...
- The right question to ask:

It is not whether the idea is crazy or not, rather, it is about whether the idea is crazy enough or not.

Even if you cannot come up with any good ideas in the end, you will learn A LOT in the process.



The ultimate physics reach of LHC will critically depend on the ultimate tracking trigger capabilities of its experiments



GPUs (Graphic Processing Units) have evolved into highly parallel, multi-threaded, multicore processors with remarkable computational power and high memory bandwidth, driven mostly by the high demand of real-time 3-D graphics. The GPUs also come with software environment that allows developers to use C/C++ as a high-level programming language, making it highly accessible to the general user. The combination of highly parallel architecture, high memory bandwidth as well as the user-friendly software environment makes GPUs a potentially promising technology for effective real-time processing for future high energy physics experiments.

61

Motivation

- Power of GPUs has increased rapidly due to demands of 3D graphics
 - Highly parallelized architecture
 - High memory bandwidth
- Many applications of GPUs outside of imaging
 - Commercially available → cheaper than dedicated hardware
 - Application programming interfaces like nVidia's CUDA C ease development of software for new applications



Photograph of GTX 285 GPU, courtesy of nVidia.

Are GPUs suitable for low-latency environments, like a HEP trigger?

GPU vs CPU Computation

CPU (Intel Core i7-930)

- Limited number of simultaneous calculations possible
 - I microprocessor
 - 4 cores
 - 8 threads
- Large cache size
 - 8 MB

GPU (nVidia GeForce GTX 285)

- Designed for running many instances of same routine simultaneously
 - 30 microprocessors
 - 240 cores
 - I024 x 30 threads (max)
- Small cache size
 - 8 kB / microprocessor

GPU vs CPU Computation

CPU (Intel Core i7-930) GPU (nVidia GeForce GTX 285)



From nVidia CUDA C Programming Guide (v 3.2)

GPU vs CPU Computation

CPU (Intel Core i7-930)

- Limited number of simultaneous calculations possible
 - I microprocessor
 - 4 cores
 - 8 threads
- Large cache size
 - 8 MB
- Sits directly on motherboard
 - Latency scale set by number/ speed of operations

GPU (nVidia GeForce GTX 285)

- Designed for running many instances of same routine simultaneously
 - 30 microprocessors
 - > 240 cores
 - I024 x 30 threads (max)
- Small cache size
 - 8 kB / microprocessor
- Communicates with CPU through PCIe bus
 - Latency scale set by host (CPU) ↔ device (GPU) communication

GPU Memory Structure



From nVidia CUDA C Best Practices Guide (v 4.0)

- Various memory locations for storing/accessing data
 - Global Memory
 - Most available space
 - Read/Write
 - Slow access
 - Constant/Texture Memory
 - Smaller storage space
 - Read Only
 - Cacheable on multiprocessors (faster access)
 - **Registers/Shared Memory**
 - Limited storage space
 - Read/Write
 - Fast access for individual threads for thread blocks

Experimental Setup: Data Flow



Steps in PC

- Receive input data
- Copy input to GPU
- Perform calculations
- Copy results from GPU
- Send output

Trigger Test stand at CDF









The Computation: Linearized Track Fitting

- Want to run algorithm that would be used in HEP trigger
- CDF Silicon Vertex Trigger (SVT) finds displaced vertices at L2
 - Pattern Recognition to form hit combinations (roads)



Varying GPU Memory Lookup



From nVidia CUDA C Best Practices Guide (v 4.0)

 Algorithm accesses predefined constants for track fitting

$$p_i = \vec{f_i} \cdot \vec{x} + q_i$$

- Location in memory affects latency
- Significant dependence of latency on handling of memory lookup
 - Differences ~ 10 µ s between register and global memory
- Good management → optimized performance

Summary of Lecture III

- Trigger in HEP: the view into the future
 - L1 Tracking Trigger will be crucial to LHC physics program at much higher luminosity
 - ▶ *HUGE challenges* in implementing such tracking trigger capability
 - Mentioned some R&D activities at Fermilab. There are many other ideas/projects out there at other places. No time to cover in this lecture (you can learn more from recent TIPP 2011 conference).
 - **Solution** 3D Technology could be useful, *once it becomes mature enough*
 - Associate Memory is just one approach for hardware pattern recognition... and could use some new/crazy ideas here...
 - ▲ GPU seems promising in helping higher level trigger. A few experiments/groups are working on this (e.g. NA 62, see TIPP2011)
 - ATCA technology is very attractive (see backup slides for a recent case study... no time to cover. Patrick will introduce ATCA in his talk)

Summary: We should pay close attention to what industry is developing and take full advantage of that

Backup slides

The next two slides should be included in Lecture 1

- Cross Section vs energy
- **The two slides should be after Slide 26 in Lecture 1**

will update Lecture 1.
Either increase the luminosity, or the cross section, often both: Rate = σ L

Increase the cross section

- **Go to higher energy**
 - From Tevatron to LHC
- **Second Second S**
 - e.g. KLOE/BES/CLEO/Babar/Belle/LEP/SLC/...
- Increase the luminosity
 - Higher luminosity/intensity
 - From CLEO/CESR to B factories to SuperBs
 - 🖌 Larger detector
 - CTA, LHASSO etc
 - ALL lead to challenges in Triggering

<u>Slide 26 from</u> <u>Lecture 1</u>

Cross section vs energy at hadron collider





One more case study

Data Formatter issues for FTK

• PRELIMINARY RESULTS (work in progress)

Just to give an very recent example, for educational purpose, to show how to study some of the design issues in tracking trigger

And the advantage of ATCA over VME



The ultimate physics reach of LHC will critically depend on the ultimate tracking trigger capabilities of its experiments

Fast tracking with pixel and SCT det.



Silicon Tracking Systems: ATLAS Barrel



SCT:



- 6.3M channels
- 4 double barrel layers
 - 80mrad stereo angle
 - strip pitch 80 μm
 - binary readout

Performance: ($\eta = 0$)

- $\sigma(p_{\rm T})/p_{\rm T} =$ 0.038% × $p_{\rm T}$ (GeV)
- $\sigma_b = 11 \ \mu m$ @ $p_T = 1 \ TeV$

🞝 Fermilab



SCT: 9 double sided-disks (radial+40mrad)

• $1.5 < |\eta| < 2.5$

80

Performance: (η = 2.5)

- $\sigma(p_{\rm T})/p_{\rm T}$ = 0.11% × $p_{\rm T}$ (GeV)
- $\sigma_b = 11 \ \mu m @ p_T =$



• Highly parallel data flow: 64 η - ϕ towers in 8 core crates and 4-fold parallelism within each tower (for 3×10³⁴)

The technical difficulties

of hits in the tracking chamber per beam crossing: 200k
Must transfer to FTK each 10 μs (100 kHz level-1 trigger rate)

 \Rightarrow ~ 20 gigawords per second transfer

- This much data makes both stages in tracking very challenging: pattern recognition and track fitting
- There are several hundred good tracks per beam crossing.
 - ▲ 10 μs / event \Rightarrow < 100 ns/track for pattern recognition plus track fitting

Will comment on data formatting issue next (A recent real-life example on track trigger design studies)



Up to 8 Logical Layers: full η coverage

- 8 ϕ regions each with
- 8 sub-regions (η - ϕ towers)
 - δφ~22.5°, δη~1.25
 - bandwidth for up to 3*10E34 cm⁻²s⁻¹



Data Formatter Inputs

- Detector modules are mapped to RODs
 - ▲ 6 to 48 modules per ROD/ROL
 - Developed tools to extract this mapping from ATLAS Conditions DB (COOL)
- 222 ROLs to DF
 - 1.25Gbps SLINK fiber with LC connector





FTK Towers

- 16 ϕ regions: 22.5° + ~10° overlap
- η sharing in four regions:





DF sends to 64 FTK processors downstream

Study on Data Sharing Needs: Some Basic Assumptions

- Combine η towers 0 and 1 on a single DF board
- Total 32 DF boards: 16 A side + 16 C side
- Tower boundaries are **module defined**



Include even the modules which touch the tower boundary. This is more than 10° phi overlap called out in the FTK TP Fermilab

ROLMAP Simulator

- Reads in two files:
 - **Solution** ROL-module map (intense effort extract from ATLAS DB)
 - ▶ DF-module map
- Calculates the intersection between DF boards and ROLs
 - Module defined boundaries for DF boards
- Assigns ROLs to DF boards
 - Minimize sharing between DF boards
 - Selance the number of DF inputs
- Reports how many modules need to shared between DF boards
- Recently re-written in Python
 - **C**-- effort abandoned, too many damn pointers, painful sorting

Simulation Results

6-7 input ROLs per DF board

- ▲ Does not include IBL yet
- Data sharing between DF boards is:
 - Highly dependent on ROL-module mapping
 - 💊 Not a regular pattern
 - More extensive than originally thought

DF Data Sharing Matrix

	A01	A02	A03	A04	A05	A06	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16	C01	C02	C03	C04	C05	C06	C07	C08	C09	C10	C11	C12	C13	C14	C15	C16
A 01	х	31	3													37	39	19	7													15
A02	58	X	98	46	9											3	4	24	11													
A03	14	28	Х	27	-	3	3									2	9	47	42	4		7	7									
A04			44	X	67	6	-												14	30	15	2										
A05	11	15	16	30	X	62	2									2			6	11	32	42	6									
A06				7	57	х	81	47	9												3	21	8	-		-						
A07				2	5	30	х	41														11	30	11								
A08					10	14	61	х	48			8	8										11	35	12			8	8			
A09								18	х	43	16	3												2	26	26	15					
A10	4	5	4	3		1		6	85	х	57	59	11	1		1									9	16						
A11	3	4	4	3	3	4	4	5	20	44	х	67	6	4	4	4									2	10	26	15				
A12								2	2	9	26	Х	29	6										6	6	13	28	30	19			
A13								6			3	50	Х	49										2			7	42	47	11		
A14	11												57	Х	72	51													3	15	5	
A15	2			1	4	4	4	3					13	53	Х	38														9	24	7
A16	34	14	14	10	2							2	5	5	56	Х	4														17	35
C01	38	25	6													8	Х	45	16	10												30
C02	4	14	6														81	Х	93	42	1			1	3	4	3	3				16
C03	9	16	32	11													14	21	Х	52												2
C04			5	34	14														19	Х	32	6										
C05				18	42	8														50	Х	56	14	10								
C06					1	10	4													16	60	Х	82	44								
C07		7	7			14	22	3									4	7	6	5	8	25	Х	17	3	4	3	4	4	4	3	5
C08						3	24	36	11													7	82	Х	43							
C09								9	36	14														23	Х	48	14	12				
C10									9	21	13													16	91	Х	59	48				
C11										54	64	4												2	5	63	х	27				
C12											19	69	6													4	37	Х	12	6		
C13												4	44	23														26	Х	79	14	10
C14													1	13	4			1	1		3	5	4	4	1	1	1	6	63	Х	76	40
C15														19	35	9												2	5	46	Х	17
C16	4														14	30	34	6												4	66	х

Read across the row. e.g, DF Board A01 exports 31 modules to DF A02, 3 modules to DF A03, 37 modules to DF A16, etc.

🛟 Fermilab



- Data sharing in η direction is significant in barrel regions
 - **v** Towers 0 and 1 on one side combined on a DF board
- To minimize η sharing it makes sense to have DF boards An and Cn in the same crate
- It works out well to group 4 A boards and 4 C boards in a crate
 - Let's return to the DF data sharing matrix with this partition

Crate Boundaries

	A01	A02	A03	A04	C01	C02	C03	C04	A05	A06	A07	A08	C05	C06	C07	C08	A09	A10	A11	A12	C09	C10	C11	C12	A13	A14	A15	A16	C13	C14	C15	C16
A01	0	31	3		39	19	7																					37				15
A02	58	0	98	46	4	24	11		9																			3				
A03	14	28	0	27	9	47	42	4		3	3			7	7													2				
A04			44	0			14	30	67	6			15	2																		
C01	38	25	6		0	45	16	10																				8				30
C02	4	14	6		81	0	93	42					1			1					3	4	3	3								16
C03	9	16	32	11	14	21	0	52																								2
C04			5	34			19	0	14				32	6																		
A05	11	15	16	30			6	11	0	62	2		32	42	6													2				
A06				7					57	0	81	47	3	21	8		9															
A07				2					5	30	0	41		11	30	11																
A08									10	14	61	0			11	35	48			8	12			8	8				8			
C05				18				50	42	8			0	56	14	10																
C06								16	1	10	4		60	0	82	44																
C07		7	7		4	7	6	5		14	22	3	8	25	0	17					3	4	3	4					4	4	3	5
C08										3	24	36		7	82	0	11				43											
A 09												18				2	0	43	16	3	26	26	15									
A10	4	5	4	3						1		6					85	0	57	59	9	16			11	1		1				
A11	3	4	4	3					3	4	4	5					20	44	0	67	2	10	26	15	6	4	4	4				
A12												2				6	2	9	26	0	6	13	28	30	29	6			19			
C09												9				23	36	14			0	48	14	12								
C10																16	9	21	13		91	0	59	48								
C11																2		54	64	4	5	63	0	27								
C12																			19	69		4	37	0	6				12	6		
A13												6				2			3	50			7	42	0	49			47	11		
A14	11																								57	0	72	51	3	15	5	
A15	2			1					4	4	4	3													13	53	0	38		9	24	7
A 16	34	14	14	10	4				2											2					5	5	56	0			17	35
C13																				4				26	44	23			0	79	14	10
C14						1	1						3	5	4	4					1	1	1	6	1	13	4		63	0	76	40
C15																								2		19	35	9	5	46	0	17
C16	4				34	6																					14	30		4	66	0

Inter-Crate Data Sharing

- ROLMAP calculates how many modules need to be shared across crate boundaries
- Data sharing between crates can be implemented with high speed links



Data Formatter study Conclusions

- A bottom-up approach to the DF design
- Considerable work went into determining ROL-module and DF-module mapping
- Developed a simulation tool to visualize the data sharing between boards
- We considered new and existing technologies to implement the DF data sharing
 - **Considering future expansion, flexibility**
 - Let the DF data sharing requirements drive hardware selection, not the other way around
- VME-type backplane solutions are not a good fit
- ATCA full mesh is a **natural fit** for the DF design

Intra-Crate Sharing Options

- Jumper cables plugged into the backplane
 - Flexible, but ugly and difficult to maintain
 - **Still requires custom backplane**
- Dedicated traces on the backplane
 - 🖌 Custom backplane
 - Each crate may be different
 - 🖌 Inflexible design
 - 🖌 E.g. DZERO Mixer System
- Another option?





Advanced TCA

- ATCA 14 slot crate
 - SU boards with transition modules
- Full mesh backplane
 - Each slot has 4 connections to every other slot
 - Rated for up to 40Gbps
 - 🗴 "Protocol agnostic"
- Wide adoption in telecom over past 10 years
- Extremely robust and designed for high availability
 - 48VDC power, integrated cooling, hot swap, hardware management



Advanced TCA[®]

95



ATCA DF Board Possibilities





Hao Xu's slide at TIPP 2011



