

中國科學院為能物招加完所 Institute of High Energy Physics Chinese Academy of Sciences

#### 3D-integrated pixel circuit for a low power and small pitch SOI sensor

#### Yunpeng Lu, yplu@ihep.ac.cn

Yang Zhou, Jia Zhou, Hongyu Zhang, Jing Dong, Mingyi Dong, Qun Ouyang Institute of High Energy Physics, Beijing, China

The 2023 International Workshop on the High Energy Circular Electron Positron Collider (CEPC 2023) 23<sup>rd</sup> - 27<sup>th</sup> October 2023, Nanjing

## Outline

#### Introduction

- SOI pixel sensor and 3D integration
- Design of the CPV-4 3D chips
  - Analog frontend
  - Digital readout
- Test results
  - Test on the upper-tier
  - Test on the lower-tier
- Summary and Outlook



#### SOI pixel sensor

- Monolithic pixel sensor, based on a 200 nm FD-SOI CMOS process
  - Low leakage low power transistors
  - 1 Poly 5 Metal layers
  - MIM Capacitor (1.5 fF/um<sup>2</sup>), DMOS (4 fF/um<sup>2</sup>)
  - Core voltage = 1.8 V, IO voltage = 1.8/3.3 V
  - <u>High Resistivity substrate</u> (a few  $k\Omega \cdot cm$ ) to detect charged particles and X-ray photons





#### **Pinned Depleted Diode (PDD)**

- PDD structure consists of multiple sensor layers:
  - Buried N-Wells: BNW, BNW2, BNW3 (collection electrode)
  - Buried P-Wells: BPW, BPW2 (shielding layer)
  - P-type HR substrate: P-sub (sensitive volume)

- PDD structure offers
  - Very small diode capacitance (a few fF)
  - Depletion volume up to substrate thickness
  - Optimization of lateral electric field
  - Shielding against electrical coupling
  - Suppression of leakage current



10.0 0.0 20.0 30.0 0.0 ---- -5.0V -4.5V 1.0 -4.0V ---- -3.5V 2.0 Coordinate (µm) -3.0V 3.0 -2.5V -2.0V 4.0 ---- -1.5V -1.0V 5.0 -0.5V 6.0 N 0.0V 0.5V 7.0 1.0V 8.0 --- 1.5V 2.0V 9.0 2.5V

X Coordinate (µm)

Electric field in PDD structure: Ref: doi:10.3390/s18010027 by Shoji Kawahito

### **3D-SOI vertical integration**

- Originally developed by T-micro and KEK in Japan and demonstrated on the SOFIST 3D chips for the ILC
  - Essentially, flip-chip and micro bump connections
  - Au bump, diameter ~ 3.5 um, pitch ~ 7 um, resistance 0.3 ~ 0.4  $\Omega$
  - Multiple bumps in each pixel, for signals and power/ground connections
  - Glue injection for mechanical strength



#### **Compatibility between SOI and 3D**

- **Through Box Via (TBV)** used for the bond pad connections
  - The same type as the connection to the sensing diode (naturally a Via-first method)
  - Thickness of BOX layer, 0.2 um
  - Very small holes, 0.32 um in diameter
- Handle silicon of the upper chip removed **precisely**, reaching the thin BOX layer and exposing TBVs
  - Wet etching stopped automatically by the Buried Oxide (BOX)
- Bond pads and passivation on top of BOX



# **Development of the CPV SOI pixel sensor**

- Targeting on a position resolution ~ 3 um and a readout scheme compatible with the <u>continuous mode</u> for the proposed CEPC experiment
  - CPV-1&2 for the study of position resolution of <u>small pixels</u> with binary readout (FEE2018)
  - CPV-3 for the study of <u>PDD sensing diode</u> (NIMA 1040 (2022) 167204)
  - CPV-4 for the <u>3D architecture</u> (this talk)



**Pixel size:** 17 um × 21 um

# **CPV-4 design scheme**

- Lower tier: PDD sensing diode + amplifier/comparator
- <u>Upper tier</u>: Hit register + 2 Control bits + Matrix readout
  - Bit 1 for mask, bit 2 for pulse test
- **2 vertical connections** in each pixel: comparator output and configuration bit for pulse test
  - Transition from Analog to Digital domain at the Inverter
  - Analog power/ground has dedicated connections in the chip peripheral



# **Bias of sensing diode**

- Bias voltage on the PDD nodes
  - +1.4 V @ V<sub>reset</sub> to set the DC voltage of input node
  - -4 V @ V<sub>BPW</sub> to reduce the diode capacitance
  - -10 V ~ -200 V @ P-sub for charge collection
- Cd dominated by the BPW/BNW junction
  - 5 ~ 8 fF @ reverse bias = -4.9 V



- Transistor threshold shifted due to back-gate effect
  - $\Delta Vt = k V_{back} (k \sim 0.02, V_{back} = V_{bpw})$

$$\Delta V_t = \frac{T_{GOX}}{T_{BOX} + \frac{\varepsilon_{ox}}{\varepsilon_{Si}} T_{SOI}} V_{back} = k V_{back}$$

- ΔVt measured by KEK and modeled in HSPICE
  - +50 mV @ V<sub>bpw</sub> = -4V for NMOS
  - -70 mV @ V<sub>bpw</sub> = -4V for PMOS



#### **Analog Front-end**

- $\Delta V_{IN} < 0 \rightarrow \Delta V_{g_M3} < 0 \rightarrow V_{OUT_A}$  charged by  $-\Delta I_{M3} \rightarrow C_S$  charged by  $I_{THR} \rightarrow V_{g_M3}$  restored  $\rightarrow V_{OUT_A}$  restored
- Peaking time =  $\Delta V_{OUT_A} \cdot C_{OUT_A} / -0.5 \Delta I_{M3} = -\Delta V_{IN} \cdot C_S / I_{THR} \sim us$
- $\Delta V_{OUT_A} = \frac{Q_{IN}}{C_{IN}} \cdot V_{GAIN} = \frac{Q_{IN}}{C_{IN}} \cdot \left(\frac{C_s}{C_{OUT_A}} \cdot 0.5 \frac{-\Delta IM_3}{I_{THR}}\right)$ 
  - $Q_{IN} / C_{IN} \sim \text{a few mV}$
  - $C_{S}/C_{OUT_{A}} \sim 50$
  - $-\Delta I_{M3} / I_{THR}$ , 1.5 ~ 2 @ small signal
- *OUT\_D* passes HIT threshold when
  - $V_{OUT\_A} = Baseline + \Delta V_{OUT\_A} > V_{T\_M9}$
  - Baseline =  $V_{CASN} V_{T M5} = 710 \text{ mV}$
  - $\Delta V_{OUT A} > 100 \text{ mV}$



Original design from the ALPIDE chip for the ALICE tracker upgrade, **very low current**, reported on TWEPP 2016 by Thanushan Kugathasan, CERN

# Mitigation of back gate effect (shifted $V_T$ )

- Current mirror biased @ BPW = -4V in the peripheral
  - $V_T$  shifted by the same amount as that of the current source (M0, M4, M7) in pixel



- Other pixel transistors
  - Compensated by gate voltage

Gate voltage		
V <sub>reset</sub>		
V <sub>CASP</sub>		
feedback via M5		
V <sub>CASN</sub>		
V <sub>CLIP</sub>		
V <sub>CASN</sub>		
V <sub>CASN2</sub>		



Original design from the ALPIDE chip for the ALICE tracker upgrade, **very low current**, reported on TWEPP 2016 by Thanushan Kugathasan, CERN

### Simulation

- Threshold ~ 85 e<sup>-</sup> @  $I_{THR}$  = 0.5 nA and  $V_{OUT_A}$ baseline = 0.71V
  - Gain = 2.6 mV / e<sup>-</sup>
- Noise voltage @  $V_{OUTA}$  = 3.5 mV
  - ENC = 1.3 e<sup>-</sup>
- $V_{OUT_D}$  pulse duration < 6 us
  - Time walk < 1 us, still an essential capacity to exploit to provide timestamps and reject the hits from radiation background as many as possible (offline)
  - Hit to be registered at the leading edge



### Layout of Pixel Array

- Pixel pitch: 17 um × 21 um (compared to 16 um × 20 um in CPV-3 with only amplifiers in pixel)
- Sensing diode guarded against the dynamic part of Analog Front-end
  - To minimize the electric coupling between them
- Pixel logic and AERD by manual drawing, 110 transistors / pixel on average



3D bumps marked with **E** 



# Layout of full chips

- Single chip area: 4.45 mm × 4.45 mm, with sensor guard-rings included
  - Pixel array 128 rows × 128 columns, covering 2.2 mm × 2.7 mm
  - Peripheral circuits: current mirror, pulse generator / AERD EoC, I/O interface logic
  - Alignment marks for 3D stacking



#### **Manufacturing and 3D processing**

- CPV-4\_L and CPV-4\_U submitted to SOI foundry in Dec. 2020
  - Single chips delivered in June 2021
- **3**D integration done by T-Micro in Japan
  - Chip-to-chip, starting from one single wafer
  - 3D chips delivered in the summer 2022







#### CPV4\_L/U on the WMP Wafer



Layout of CPV-4\_L



CPV-4\_U

CPV-4 L

#### Measurement of 3D connection to upper tier

- Probe test on the 3D chips: from 3D bond pad to the upper tier
  - Measure the resistance between two power pads (DVDD) or two ground pads (DVSS)
  - $2 \sim 6 \Omega$ , electrical connection established
  - Yield 100% on 3 tested chips



#### Probed DVDD/DVSS pads on 3D chips





#### Tests on the upper tier

- Logic interaction with an FPGA readout board
  - Write to pixel configuration bits
  - Injection of digital test pulse and hit readout
- One 3D chip was found **fully functional** so far
  - A couple more chips partially functional
- Necessity of topside electrode is under study
  - To define the back gate conditions for the upper tier





Hit map of the full matrix in digital pulse test, with masked pixels and noisy pixels visible.

#### Measurement of 3D connection to lower tier

- Probe test on the 3D chips: from 3D bond pad to **the lower tier** 
  - Measure the resistance between two analog power pads (AVDD) or two analog ground pads (AVSS)
  - Hundreds of  $k\Omega$ , poor connections
  - Yield 30% on 3 tested chips
- Fortunately, some other chips were found functional
  - Analog Front-end was tested



#### Probed DVDD/DVSS pads on 3D chips



#### Tests on the current mirror

- Current mirrors in **Lower Tier** worked properly
  - Verification of the vertical connection to the lower tier
- Measurement on 12 different monitoring channels (*I*<sub>OUT</sub>)
  - With design values ranging from 4 nA to 100 nA
  - All set to the target value with **back-gate** biased @  $V_{BPW} = -4 V$

Potentiometers on chip board VDD VDD VDD Micro bump Lower Tier Via5

Electrical connection to the current mirror in lower tier





lout

**Current mirror** 

#### **Tests on the Analog Front-end**

- Injected test pulses and observed waveforms @ V<sub>BPW</sub> = -4V
  - Baseline of  $V_{OUT A}$  = 750 mV (calibrated for the buffer chain) @  $V_{CASN}$  = 1.52V
  - Threshold charge =  $103 e @ I_{THR} = 0.5 nA$
  - Gain = 1mV / 1e with amplitude @ threshold
  - Noise = 4.5 e<sup>-</sup> from s-curve measurement



#### **Tests on the Analog Front-end**

- Estimate of time walk on V<sub>OUT\_D</sub> ~ 2.4 us
  - Maximum delay 3.5us @ 150 e<sup>-</sup>
  - Minimal delay 1.1us @ 600 e<sup>-</sup>
  - Pulse width greater than in simulation, I<sub>BIAS</sub>, I<sub>THR</sub>, I<sub>DB</sub> set to twice the nominal value



#### Summary and outlook

- 3D chip-to-chip bonding being pursued for high granularity of pixel with complex functionality
  - Micro bump pitch down to 7um, providing multiple connections in pixel level
  - Compatible with the existing SOI process, including low temperature stacking, TBV, thinning
- First trial of CPV-4 finished with encouraging results
  - A few samples with lower and upper tier operational
- Investigation of 3D connection yield will continue on the second wafer
  - Process tuning with T-micro based on the present results



### Acknowledgment

- The SOI pixel detector and 3D bonding process have been developed in the framework of SOIPIX collaboration. The authors thank all the collaborators, especially Yasuo Arai, Ikuo Kurachi, Makoto Motoyoshi and Miho Yamada.
- This work is supported by the National Natural Science Foundation of China under grant number 11935019, 11575220.



Thanks for your time!



Backup slides



#### **Specification of Vertex detector**

- high spatial resolution, low material budget and fast readout required by the flavor tagging
  - Pixel sensor, the core part to construct a vertex detector



# Sensing diode design

- Geometry parameter optimized for **small pixel pitch** 
  - Indicated in the diagram as d, s1, s2, s3

	d	s1	s2	s3
Standard	2.8 um	2 um	1.5 um	1.5 um
Modified	2.8 um	2 um	N/A	N/A

- PDD "Modified" has the BNW3/BPW2 removed
  - Lower diode capacitance than PDD "Standard"





#### **Readout Architecture**



# Pixel logic

Trigger mode

- D-latches for *Mask* and *Pulse* configuration
- D-flipflop to store the hit pulse
  - **Trigger mode**: only hit pulses that coincided with external *Strobe* pulse
  - **Continuous mode:** all hit pulses with constant *strobe = 1*
- Time of hit can be derived offline
  - Either from the *Strobe window* (plus  $2 \times hit$  pulse duration,  $2 \times 6$  us)
  - Or from the *time stamp* attached in the peripheral (plus time walk of hit pulse, 1 us)



#### **Sparsified readout of Matrix**

- Hit Readout and Reset scheme following the ALPIDE design (100 ns / pixel hit)
  - HIT address encoded: low bits from the columns and high bits at the EoC  $\sum$  Asynchronized Encoder and Reset Decoder (AERD)
  - **SYNC** signal decoded in the reverse way, to clear the HIT bit

Second Pring Yang et al., NIMA 785 (2015) 61-69

- Freeze the pixels to prevent possible interruption of readout sequence
  - Synchronized with the readout sequence
  - Applied to one double-column at a time, to minimize overall dead time





### **Design flow**

- Conventional SOI tape-out plus a special 3D add-on process
  - 3D related **rules** integrated into the EDA tools
  - On the basis of single layer SOI design flow

stack-up of 3D layers

# Upper-tier

Lower-tier

port



#### flow chart of SOI-3D design



# **Chip-On-Chip bonding**

- Tape-out at LAPIS and 3D-bonding at T-Micro
  - All the data stored in a single GDS file, including the 3D layers
- Multiple reticles firstly diced from a dedicated wafer (but still MPW)
  - for the formation of Via 5, UBM, Au-Bump
- Single chip diced again for
  - Stacking, Glue injection, Thinning, Bond pad



#### Micro bump

- <u>Au cylindrical (hollow) bump</u> on top of MET5 (top metal)
  - Thin wall of Au ~ 100 nm
  - Bump resistance 0.3 ~ 0.4  $\Omega$
- Features large bonding margin and low temperature
  - Cylindrical bumps easy to deform (self-adapted to variation of bonding gaps)
  - Process temperature < 200 °C



**Processed by T-Micro** 



 $V_{f}(V)$ 

SEM image of Au micro-cylinder bump

CEPC 2023, Nanjing

I<sub>R</sub> (A)



#### **Design for test**

- Configuration of Bond pads and IO buffers
  - Original bond pads remained on both lower and upper chips, accessible before 3D integration
  - Functional IO buffers always stacked up with dummy IO to avoid conflicts of buffers
- Internal signal waveform are routed out of test pixels with buffers for oscilloscope observation
  - **Critical node** in the analog front-end
  - Two-stage buffers: Source-Follower and Operational Amplifier

