



中國科學院為能物招為完施 Institute of High Energy Physics Chinese Academy of Sciences

Development of high-speed serializer circuits for fast readout of pixel detectors

Xiaoting Li

Institute of High Energy Physics, Chinese Academy of Sciences

Oct. 24, 2023

International Workshop on The High Energy Circular Electron Positron Collider

Oct. 23 - 27, 2023, Nanjing, China

Outline



- Data transmission in HEP experiments
- Serializer for the CEPC vertex detector
 - Other research
 - Summary

Data transmission in HEP experiments

Application requirements



CEP

2023/10/24. CEPC'2023

3

CEPC vertex detector requirements



Main specifications (Monolithic pixel detector)

- Full-scale full-functionality pixel sensor readout chip $\sigma \sim 5 \,\mu\text{m}$: pixel size 25 × 25 μ m², 512 × 1024
- ➢ Particles: Higgs、W、Z

Data rate

2023/10/24 CFPC'2023

- > Bunch spacing, Hit density, Cluster size, Pixel size and scale
- ➢ Average hit rate ~ 120 MHz/chip @W
- \triangleright 32 bits/hit → raw data rate ~3.84 Gbps
- Trigger mode ~110 Mbps

For Vertex	Specs	For High rate Vertex	Specs.	For Ladder Prototype	Specs.
Pixel pitch	≤ 25 µm	Hit rate	120 MHz/chip	Pixel array	512 row × 1024 col
TID	>1 Mrad	Data rate	3.84 Gbps triggerless ~110 Mbps trigger	Power Density	< 200 mW/cm² (air cooling)
		Dead time	< 500 ns for 98% efficiency	Chip size	~1.4 × 2.56 cm ²







TaiChuPix3

15.9×25.7mm²

Array: 64×192 5×5 mm²

5

Serializer for the CEPC vertex detector

Architecture

- > 32:1 binary-tree structure (MUX)
- Ring-Oscillated Phase-Locked Loop (RO-PLL)
- CML driver & LVDS TX (selectable)
- Data valid signal output

Major challenges

Speed and power consumption (180 nm)

Simulated performance

MUX: 8mA @320Mbps, 44.2 mA @4.48Gbps

- ► RO-VCO: 3.6~26.3 mA
 - 0.34~3.42 GHz @TT27
 - -101 dBc/Hz@1MHz offset
- CML driver: 36.5 mA, LVDS_tx: 4.8 mA @250Mbps
- <85 mA @Trigger mode, < 130 mA @Triggerless Mode
- Large-size transistors, large power consumption





Serializer for the CEPC vertex detector

Tests

- CMOS reference clock input (40MHz)
- CMOS test clock (40MHz)
 - Tuning range
 - 0.30~2.68GHz、0.32~2.91GHz、0.34~3.16GHz、0.33~2.65GHz
 - Rj \approx 9~12 ps
- CML serial data output
 - The output serial sequence is correct up to 4.48 Gbps
 - Large jitter
 - Rj: 5.3 ps ~ 7.3 ps
 - Tj: 147 ps ~ 180 ps

Analysis

- ightarrow CMOS reference clock \rightarrow large jitter
- Insufficient driving capability (& high load)
- \blacktriangleright Long bonding wire \rightarrow over 2.5 mm







Serializer for the CEPC vertex detector

Eye-diagram tests



CEP

6-GHz differential probe tests



2023/10/24, CEPC'2023

8

Pre-designs for the CEPC vertex detector

Considerations

- Data width requirement & Pre-validation
 - 8B10B encoder
- ➢ Another 180 nm process
 - Time, cost and convenience
 - Easy to transplant

Architecture

- Differential inputs and outputs
- ▶ Including a 20:1 and a 40:1 serializer
- First stage: $4/8 \times$ Shift-register chain (5:1)
- Other stages: binary tree (2:1)
- ► RO-PLL & LC-PLL

Simulations

- ➢ 20:1 Ser Core: 75 mA
- ➢ 40:1 Ser Core: 84 mA

Revision

- ➢ 40:1 Ser Core: 78 mA
- Corrected the possible errors
- ➢ Will tapeout this moon



Clock p	erfomance	Sim-results	Test-results
RO-PLL	Tuning Range	0.34~3.12 GHz	0.32~2.95 GHz
	PN-1M@2GHz	-103 dBc/Hz	
	Random Jitter	~1.4ps (VCO)	#1.1 ps
	Current@2GHz	~27.63 mA	
LC-PLL	Tuning Range	1.8~2.3 GHz	*1.81~2.45 GHz
	PN-1M@2GHz	-118 dBc/Hz	
	Random Jitter	~ (VCO)	[#] *0.7 ps
	Current@2GHz	~34 mA	

Measured through TestCK (LVDS_TX, larger Rj than CML driver) * Power=2.6V

• 40:1 Serializer

- > LC-PLL
- \succ 8× 5:1 units
- ➢ 8:4 unit



Prototype chip $3 \times 3 \text{ mm}^2$

- (/=====	-
12 100		
1000 5		
100 B		
100 B		П
		Н
		Н
88 L		н
		н
2 1		
		Н
		н
<u>.</u>		Ħ
		Н
85		H
		Н
S 1		
1 100		
1		
100		
- Ň		
- 10	***	
00	AC 1002 CM 198 1802 KM 1980 2	19

Revision layout 1×2.44 mm²

Pre-designs for the CEPC vertex detector



- > The RO-PLL worked normally. The LC-PLL worked at a power supply higher than 2 V.
- > The output serial sequence was correct up to 4 Gbps.
- The problem might be in the bias circuits which were also used in the CML driver, resulting abnormally small driving current, and leading to no efficient signal output at 1.8-V power supply.
- Debugging and performance evaluation still needs more tests.

9



5.12 Gbps serializer in 130 nm process

Current application (Hybrid detector)

- Synchrotron radiation sources:
 - HEPS (High Energy Photon Source)
 - SHINE (Shanghai high repetition rate X-ray Free Electron Laser and extreme light facility) : HYLITE chip

Architecture

- Binary-tree structure (32:1/16:1 MUX)
- ► RO-PLL
- ➤ CML outputs
- Common current bias

Next

- LC-PLL to improve jitter performance
- Stronger driving capability & equalization technique
- CDR circuit for the de-serializer







Full-scale HYLITE architecture

Other research Ser5G: eye and jitter tests

CEPC S

Measured performance

- Data rate: 0.52 Gbps to 5.5 Gbps
- ≻ Jitter @5.12 Gbps: $Rj \approx 2 \text{ ps}$, $Dj \approx 20 \text{ ps}$, $Tj \approx 47 \text{ ps}$ (10⁻¹² BER)





L 2023/10/24, CEPC'2023

Other research PLL5G: design & tests



■ 5.12 GHz PLL in a 55 nm process

Applications

- ▶ 10 Gbps serializer/SerDes
- High precision Time-to-Digital Converter

Architecture

- LC-tank VCO
- Differential charge pump
- ➢ A divide-by-2 prescaler
- An 8-division CML divider chain & a 32division DFF divider chain

Measured performance

- ≻ 4.74~5.92 GHz
- Pre-sim: -113 dBc/Hz @1MHz offset
- ▶ Best: $Rj \approx 381$ fs, $Tj \approx 5.7$ ps (0.5 m cable)
- > 5 boards: Rj < 460 fs, Tj < 7.5 ps (1 m)
- \blacktriangleright Core ~ 27 mW, Total ~ 73.8 mW



Summary



- In 180 nm process, several serializer prototypes have been tried to achieve the 4 Gbps date rate requirement of the pixel sensor detector. The major functionality has been verified. But there're still some bugs need to be revised, and performance evaluation also needs more tests.
- In 130 nm process, a 5 Gbps serializer has been verified. Some improvements are moving on.
- In 55 nm process, we have verified a 5 GHz PLL design, and next a 10 Gbps serializer is pushing.
- These pre-researches and designs may provide some reference value to the on-chip data readout of possible CEPC applications.



Thanks very much for your attention!



Laser tests of the TaiChuPix-2 chip

Functionality of the complete signal chain (including sensor, analog front-end, in-pixel logic readout, matrix periphery readout and data transmission unit) was proved.





Ser20t1/40t1 designs

- The 5:1 SFR unit for the Ser20t1/Ser40t1
 - Four/eight duplicates share common clocks (Ckin & Load) generated in the divider
 - When the Load is high, new data is loaded in.
 - Data is shifted to the output at every rising edge of the CKH (1 GHz / 500 MHz)
- The LC-tank VCO uses two RC filters to suppress the bias noise.



5:1 unit scheme for the Ser20t1











← Phase noise pre-/ post-layout simulations of the LC-VCO

Ser20t1/40t1 simulations

Simulations of the revision chip



Backup SER5G



1.2

-146

-148

-150

-152

-154

(dB)

FoM

Ω 0.2 0.4 0.6 0.8 3.5 - - - TT-27-1.2V -94.0 -- -- FF-27-1.2V 3.0 $FoM_{Noise} = PhaseNoise_{1MHz} - 20 \lg(f_{osc}/1MHz)$ - - - SS-27-1.2V (dBc/Hz) 2.5 2.0 1.5 1.0 +10lg(Power(mW)) -96.0 ----- FF-0-1.2V SS-85-1.2V ---- Test-RoomTemp -98.0 offset -100.0 1MHz -102.0 PhaseNoise 0.5 Ø FoMnoise 곱 -104.0 0.0 0.7 0.8 1 0.2 0.3 0.5 0.6 0.9 0 0.1 0.4 1.1 1.2 -106.0 Control Voltage (V) Control Voltage (V) (b) Simulated PN-1M and FoM values of the VCO (a) Frequency locking range 0 Abs. Freq. Delta Freq. Delta Ampl. rkers 2.55997 GHz Meas. (Oscilloscope) 2.56001 GHz 38 kHz -7.78 dB (2 - Ref) 2.56001 GHZ -20 — Meas. (N9320B) 114 kH 2.56008 GHz (3 - Ref (4 - Ref) 1.03 MHz -44.97 dB 2.56100 GHz ----- PostSim. (VCO-TT27) 2.57000 GHz 10.03 MHz -71.08 dB (5 - Ref) (dBc/Hz) -40 2.57999 GHz (6 - Ref) 20.03 MHz -77.03 dB 2.56008 GHZ 2.59995 GHz (7 - Ref) 39.98 MHz -47.18 dB (8 - Ref) 50.05 MHz -84.71 dB 2.61002 GHz -60 2.56100 GH2 2 59995 GI Poffset-Pref 2,57000 GHz -140 $PN_{SSB} = (P_{offset} - P_{ref}) - 10 \lg(RBW)$ -160

1.E+04 1.E+05 1.E+06 1.E+07 1.E+08 1.E+02 1.E+03 Frequency Offset (Hz)

(c) Clock spectrum at 2.56 GHz

20.0 dB/ 10.0 MHz/

RBW=57.2205kHz

(d) Measured and simulated PN curves at 2.56 GHz

RO-PLL performance

> Simulations

- 0.26~2.92 GHz
- -96.6 dBc/Hz @1MHz offset

> Tests

- 0.26~2.86 GHz
- -92.5 dBc/Hz @1MHz offset (Oscilloscope)
- -94.9 dBc/Hz (N9320B)
- Rj≈1 ps

Backup PLL5G



