

2023 international workshop on the high energy  
Circular Electron Positron Collider (CEPC)

Oct 23-27, 2023 Nanjing, China

# SEMI-DIGITAL HCAL WITH RPC AND MRPC

MARY-CRUZ FOUZ  
CIEMAT



GOBIERNO  
DE ESPAÑA

MINISTERIO  
DE CIENCIA  
E INNOVACIÓN

**Ciemat**

Centro de Investigaciones  
Energéticas, Medioambientales  
y Tecnológicas



U  
23




# SDHCAL – MAIN CHARACTERISTICS

Sampling calorimeter. Absorber: Stainless Steel + Detector: Glass Resistive plate Chambers

## Absorber: Stainless steel

Absorber plates up to  $\sim 3 \times 1 \text{ m}^2$ .  
Surface planarity  $< 1 \text{ mm}$ ,  
Thickness 15mm, tolerance  $50 \mu\text{m}$



Plates

spacers

Plates (15mm) assembled together by using an intermediate spacer insuring the place for introducing the detectors

Detail after assembly the first 4 absorber plates of a  $1.3 \text{ m}^3$  prototype (plates  $\sim 1 \times 1 \text{ m}^2$ )

## Detector: GRPC (Glass Resistive Plate Chambers) operating in avalanche mode

$1 \times 1 \text{ cm}^2$  pads. Semi-Digital Readout, 2bits - 3 thresholds

→ It counts how many and which pads have a signal larger than one of the 3 thresholds


### Embedded electronics:

PCB separated from the GRPC by a mylar layer ( $50 \mu\text{m}$ ).

→ Bottom:  $1 \times 1 \text{ cm}^2$  pads

→ Top: HARDROC (HADronic Rpc ReadOut Chip) & related connections

Power-pulsed electronics (only for linear colliders): In stand-by during dead time in between collisions or spills in beam tests



144 ASICs = 9216 channels/ $1 \text{ m}^2$


$1 \text{ pad} = 1 \text{ cm}^2$ ,  
interpad  $0.5 \text{ mm}$

# 1M<sup>3</sup> SDHCAL PROTOTYPE




SDHCAL ~1.3m<sup>3</sup> prototype  
At Test Beam @ CERN

~ half million channels!!  
(More than in the full calorimeter systems of the LHC experiments)



Excellent detailed  
view of shower  
development


TRACKER-CALORIMETER




# SNAPSHOT ON PERFORMANCE & RECONSTRUCTION

Advantage of (semi)-digital vs analog → It allows a higher granularity at lower costs.  
Granularity is crucial to improve the jet energy resolution using Particle Flow Algorithms.


Advantage of semi-digital vs digital  
→ Multi-threshold improves resolution




Single track reconstruction with Hough transform techniques




Improved resolution



Nearby hadronic showers separation



PID: BDT & MVA technique



When increasing energies the binary produces saturation (mainly in the core of the shower). The number of particles crossing a single pad increases

# TOWARDS FULL SIZE CALORIMETERS - CHALLENGES

## Some general Challenges

- High precision mechanics
- Embedded electronics
- Low power consumption
- Very uniform response despite the large number of channels

Partially addressed with the 1m<sup>3</sup> prototype  
but a step forward needed

## Circular vs linear colliders extra difficulties

- Continue readout
- Higher rates


In addition cooling system must be considered

# CHALLENGES – HIGH PRECISION MECHANICS

Procedures developed with roller leveling for improving planarity of absorber plates (1x3m<sup>2</sup>) from several mm to ~500 microns



Development of Electron Beam Welding assembly protocols to reduce deformations introduced by welding procedures below mm level (600 microns in this test with 5 plates 3x1 m<sup>2</sup>)



Larger modules (more plates) → bigger machine needed & complicated handling (heavy structure to be moved and rotated several times)


Possible option → build sub-modules and after weld them using laser welding. The procedure should introduce reasonable deformations (the rigidity of the modules is much higher than for individual plates)



# CHALLENGES - ELECTRONICS


- Electronics must be compact despite the huge number of channels → Embedded in the calorimeter
- Homogeneous response → Stringent planarity requirements for PCBs to insure homogeneous contact of pads with RPCs
- Lower power consumption → Power pulsing for linear colliders, more developments needed for circular

Best 13 layer PCB option found up to 1x0.33 m<sup>2</sup>



**Bottom**  
**HADROC3**  
 Independent channels  
 Zero suppress  
 Extended dynamic range (15fC to 50 pC)  
 I2C link with triple voting for SC parameters  
 packaging in QFP208, die size ~30 mm<sup>2</sup>

1 pad= 1cm<sup>2</sup>,  
 Inter-pad 0.5 mm




Number of ASUs scalable with GRPC length

## DIF (Detector InterFace)

Sends DAQ commands (config, clock, trigger) to front-end and transfer their signal data to DAQ.

- 1 DIF per RPC plane handle up to 432 HR3 chips
- HR3 SC through I2C bus (12 IC2 buses).
- Data DAQ transmission by Ethernet
- Clock and synchronization by TTC (also used in LHC)
- Spare I/O connectors to the FPGA (i.e. for GBT links)
- USB 2.0







Future steps:  
 Integration with DAQ


# INCLUDING PRECISION TIME MEASUREMENTS 5D CALORIMETER - WHY?

Timing could be an important factor to identify delayed neutrons and better reconstruct their energy

Time information can help to separate close by showers and reduce the confusion for a better PFA application. Example: pi-(20 GeV), K-(10 GeV) separated by 8 cm.



Recent studies show time information could improve significantly hadronic showers separation at lower distances.





# INCLUDING PRECISION TIME MEASUREMENTS 5D CALORIMETER - HOW?

❖ **Chambers:** GRPC → MultiGap - GRPC

will improve the intrinsic timing of the calorimeter

Time resolution of **better than 100 ps** was obtained with **5-gap RPC** by Tsinghua group



Low resistive materials could /should be used to increase the rate capability

❖ **Electronics:** An ASIC with a fast preamplifier, precise discriminator and excellent TDC

# DEVELOPMENTS ON MULTIGAP GRPC CHAMBERS

## SEVERAL PROTOTYPES IN DIFFERENT INSTITUTES

Glass resistivity  $\sim 10^{12} - 10^{13} \Omega\text{cm}$

two times 4-gap

PCB inserted between the two


1cm Strip width



two times 3-gap

30x30cm<sup>2</sup>

Mylar spacers



Glass resistivity  $\sim 5 \times 10^{12} \Omega\text{cm}$

Single stack 5 gaps

X-Y Strip  
4mm Strip width



20cm x 20cm

$\varnothing 230 \mu\text{m}$  ceramic fishing line

Expecting less charge going to the fishing line

# DEVELOPMENTS ON MULTIGAP GRPC CHAMBERS FOR HIGH RATES



Low resistivity glass for high rates

Glass resistivity  $\sim 10^{10} \Omega\text{cm}$

Glass thickness : 500  $\mu\text{m}$

2 stack 5 gaps

Ceramic fishing line



# ELECTRONICS FOR PRECISION TIME CALORIMETER - ASICS -

## "Present" BaseLine



- 32 channels
- on-chip TDC
- Time resolution below 40ps

Pros: Embeds the preamp, the TDC , a QDC  
Con: Limited digital logic, difficult to chain, deadtime

Developed at CNRS-OMEGA partially thanks to AIDA2020 for CMS-muon upgrade

It is not the ASIC for the long term, only for exploring the RPC capabilities. Must be substituted in the future due to its limitations

## Other option being used

- NINO** Designed for the ALICE MRPC (TOF array)
- 8 channels
  - Time resolution ~50 ps

## Medium/Long term possible option




weeroc

Board is under development by the WEEROC company

Based on




64 channels



64 channels  
Time resolution <12 ps

# ELECTRONICS FOR PRECISION TIME CALORIMETER – READOUT –

Two different Active Sensitive Unit (ASU) under development



# ELECTRONICS FOR PRECISION TIME CALORIMETER - READOUT -

Two different Active Sensitive Unit (ASU) under development


→ For small prototypes

→ For Larger prototypes


Validation performed

- Reference voltage checks
- Thresholds tests
- No crosstalk
- Timing by injecting signal
  - between neighbor channels  $\sigma(\Delta t_{12}) = 45.8\text{ps}$
  - between 2 chips  $\sigma(\Delta t_{12}) = 53.6\text{ps}$

asic1; chn0; freq=25khz



Hosting 2 Petiroc ASICs  
to readout 64 1cm x 1cm pads for 16x16 cm<sup>2</sup> detector



Layout

Board (version2)



Top



Pads

Bottom

Board Test Setup  
Using ZCU102 evaluation board





# ELECTRONICS FOR PRECISION TIME CALORIMETER - READOUT -

Two different Active Sensitive Unit (ASU) under development

→ For small prototypes



Set up for cosmic tests



# ELECTRONICS FOR PRECISION TIME CALORIMETER - READOUT -

Two different Active Sensitive Unit (ASU) under development

- For small prototypes
- For Larger prototypes



Local FPGA embedded on board

# POWER CONSUMPTION AND COOLING

The duty cycles of CEPC/FCCee are different from that of ILC and no power pulsing is possible.




- Power consumption increases by a factor of 100-200
- Active cooling is needed

But it should not add too much dead zone.

A simple cooling system based on water circulating into copper pipes designed

Simulation with HADROC electronics  
To be done with the new ASICs

0.8 mW/chip with power pulsing  
vs 80 mW/chip without



## GROUPS INVOLVED

<b>CIEMAT (SPAIN)</b>
<b>CNRS - IP2I (FRANCE)</b>
<b>CNRS - LPC (FRANCE)</b>
<b>CNRS - OMEGA (FRANCE)</b>
<b>GANGNEUNG-WONJU UNIVERSITY (SOUTH KOREA)</b>
<b>SHANGHAI JIAO TONG UNIVERSITY (CHINA)</b>
<b>VRIJE UNIVERSITEIT BRUSSEL (BELGIUM)</b>
<b>YONSEI CANCER CENTER (KOREA)</b>



# Extra material

# FROM 1M3 TO LARGER PROTOTYPES- ELECTRONICS: ASIC,PCB,DIF

## ➤ New ASIC

HADROC3 (HR3)

Zero suppress

Extended dynamic range (up to 50 pC)

I2C link with triple voting for slow control parameters

packaging in QFP208, die size ~30 mm<sup>2</sup>

## ➤ New ASU


The ASU (Active Sensor Unit) hosts the ASICs and connect them to the rest of electronics

1m X 0.33 m<sup>2</sup>, 12 layers ASU with new routing design

## ➤ New DIF & DAQ

**DIF (Detector InterFace)** sends DAQ commands (config, clock, trigger) to front-end and transfer their signal data to DAQ. It controls also the ASIC power pulsing



- Only **one DIF per plane** (instead of three)
- DIF handle up to **432 HR3 chips** (vs 48 HR2 in previous DIF)
- HR3 **slow control** through **I2C bus (12 IC2 buses)**.  
Keeps also 2 of the old slow control buses as backup & redundancy.
- **Data transmission to/from DAQ** by **Ethernet**
- **Clock and synchronization** by **TTC** (already used in LHC)
- **93W Peak power supply** with super-capacitors  
(vs 8.6 W in previous DIF)
- Spare I/O connectors to the FPGA (i.e. for GBT links)
- Upgrade **USB 1.1** to **USB 2.0**



# FROM 1M3 TO LARGER PROTOTYPES GRPC CHAMBERS

Construction and operation of large GRPC needs some improvements with respect to the 1m<sup>2</sup> used at the 1m<sup>3</sup> SDHCAL prototype.

## Gas distribution



# Energy reconstruction


$$E_{rec} = \alpha (N_{tot}) N_1 + \beta (N_{tot}) N_2 + \gamma (N_{tot}) N_3$$

$\alpha$ ,  $\beta$ ,  $\gamma$  are quadratic functions of  
They are computed by minimizing :

$$\chi^2 = (E_{beam} - E_{rec})^2 / E_{beam}$$

## Hough-Transform

Track segments reconstruction using 3D-Hough Transform helps to apply different treatment to the hits of these segments.







$$E_{rec} = \alpha (N_{tot}) N'_1 + \beta (N_{tot}) N'_2 + \gamma (N_{tot}) N'_3 + c N_{HT}$$

$$N_{tot} = N'_1 + N'_2 + N'_3 + N_{HT}$$

In addition track segments will be used as in-situ calibration and monitoring tools


$N_1$  = Nb. of pads with **first threshold** < signal < **second threshold**  
 $N_2$  = Nb. of pads with **second threshold** < signal < **third threshold**  
 $N_3$  = Nb. of pads with signal > **third threshold**  
 $N_{tot} = N_1 + N_2 + N_3$



JINST 12 (2017) P05009

# Chamber + Electronic tests

## “Standard” glass 1x1m<sup>2</sup> chamber



Readout by: PETIROC+ external TDC  
 Same cards as the ones developed for upgraded CMS RPC  
 2 PETIROC2 + FPGA Cyclone V + ethernet

At the moment 64 strips in total can be read out but can be extended on future if needed.

Some tests to be done  
 in incoming weeks