### **Valerio Sarritzu\*** on behalf of the **ALICE** collaboration \*CERN, UniCA, INFN

# The ALICE Inner Tracking System Upgrade CEPC 2023, Nanjing, 23 Oct 2023



# The ALICE ITS Upgrade Outline

### • Overview

- Motivation
- Concept

### Sensor R&D

- Wafer-scale stitched sensors
- Milestones

### Monolithic Stitched Sensor (MOSS) prototype

- Design and features
- Testing



# Overview The ALICE Inner Tracking System



### ITS<sub>2</sub>

- Largest MAPS detector ever built
  - 7 layers
  - 10 m<sup>2</sup>
  - 12.5 Gpixel
- Installed in 2021



# Overview The ALICE Inner Tracking System



Valerio Sarritzu

### ITS<sub>3</sub>

- **Goal: improve** tracking performance by replacing **Inner Barrel**
- To be installed during LHC LS3 (2025-27)







**ITS2** half inner barrel

**ITS2** inner barrel stave



Three layers of staves. State-of-the-art, but:

- **Can the material be further reduced?**
- 2. Can we get closer to the interaction point?



### **1.** Can the material be further reduced?





#### **1.** Can the material be further reduced?







#### **1.** Can the material be further reduced?





### Si ( ) is only 1/7<sup>th</sup> of total material



#### **1.** Can the material be further reduced?





- Si (
  ) is only 1/7<sup>th</sup> of total material
- Irregularities due to support/cooling and staves overlapping





### **1.** Can the material be further reduced?





### **1.** Can the material be further reduced?

Wishlist:





### **1.** Can the material be further reduced?

#### Wishlist:

- **Removal of water cooling** 
  - Needs drastic reduction in power consumption ullet





### **1.** Can the material be further reduced?

#### Wishlist:

- Removal of water cooling
  - Needs drastic reduction in power consumption ullet

#### **Removal of the circuit board**

Needs power+data integrated on chip  $\bullet$ 





### **1.** Can the material be further reduced?

#### Wishlist:

- Removal of water cooling
  - Needs drastic reduction in power consumption ullet
- Removal of the circuit board
  - Needs power+data integrated on chip  $\bullet$
- **Removal of mechanical support** 
  - Needs self-supporting arched Si wafers ullet





#### -----

### Overview Concept



**ITS2** half Inner Barrel

#### **Carbon foam**



Getting closer to the ideal detector: real halfcylinders of bent, thin silicon

ter radius (mm)	16.0/16.5			
	Layer 0	Layer 1	Layer 2	
	18	24	30	
ions (mm²)	270 x 56	270 x 74	270 x 93	
sors	2			
		= <del>-0(20 x 2</del> )		
		>		
			T	

**ITS3 Engineering Model 1** 





#### improvement of factor 2 over all momenta

e.g. Ac S/B improves by factor 10, significations by factor 4

#### **Carbon foam**

Getting closer to the ideal detector: real halfcylinders of bent, thin silicon

er radius (mm)	16.0/16.5			
	Layer 0	Layer 1	Layer 2	
	18	24	30	
ions (mm²)	270 x 56	270 x 74	270 x 93	
sors		2	·	
		O(20 x 20)		
			-	

**ITS3 Engineering Model 1** 



### **1.** Can the material be further reduced?

• Real half-cylinders of bent, thin silicon





- **1.** Can the material be further reduced?
  - Real half-cylinders of bent, thin silicon

### **2.** Can we get closer to the interaction point?





- **1.** Can the material be further reduced?
  - Real half-cylinders of bent, thin silicon

### **2.** Can we get closer to the interaction point?

- Thinner beam pipe (radius:  $18.2 \rightarrow 16.0$  mm)
- Layer 0 closer to IP (22.4–26.7  $\rightarrow$  18.0 mm)

	Radius (mm)	Sensor size (mm <sup>2</sup> )
Layer 0	18	266 x 55
Layer 1	24	266 x 74
Layer 2	30	266 x 93





### How do we get there?

### Sensor R&D

- 5  $\mu$ m resolution (pixel size O(20x20  $\mu$ m<sup>2</sup>))
- 1×10<sup>13</sup> 1 MeV n<sub>eq</sub> cm<sup>-2</sup> (NIEL)

#### **Electro-mechanical integration**

More in

backup

slides!

- Silicon bending
- Carbon foam properties  $\bullet$
- Sensor cooling  $\bullet$
- Interconnection  $\bullet$













ø = 300 mm (12") silicon wafer



# Sensor R&D

Wafer-scale stitched sensors

Three main ingredients:

- 1. 65 nm technology by TPSCov\*
  - ➤ Lower power, tighter integration
  - → <u>300 mm wafers</u>

\* Tower Partners Semiconductor Co.



Ø = 300 mm (12") silicon wafer



Three main ingredients:

- 1. 65 nm technology by TPSCov\*
  - ➤ Lower power, tighter integration
  - ➤ <u>300 mm wafers</u>

\* Tower Partners Semiconductor Co.



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 



Three main ingredients:

- 1. 65 nm technology by TPSCo<sup>\*</sup>
  - ➤ Lower power, tighter integration
  - → <u>300 mm wafers</u>

\* Tower Partners Semiconductor Co.



Ø = 300 mm (12") silicon wafer



Two main steps:



 $\emptyset$  = 300 mm (12") silicon wafer

- Two main steps:
- Lithography

#### Lithographic mask



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

#### Lithography

Left endcap (a challenging design on its own!) 1.

#### Lithographic mask

UV



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

### Lithography

- Left endcap (a challenging design on its own!) 1.
- 2. Repeated sensor units

#### UV

#### Lithographic mask



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

### Lithography

- Left endcap (a challenging design on its own!) 1.
- 2. Repeated **sensor units**

#### Lithographic mask

L



 $\emptyset$  = 300 mm (12") silicon wafer

Two main steps:

### Lithography

- Left **endcap** (a challenging design on its own!) 1.
- 2. Repeated **sensor units**
- 3. Right endcap



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

### Lithography

- Left **endcap** (a challenging design on its own!) 1.
- 2. Repeated **sensor units**
- 3. Right endcap

#### Lithographic mask



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

#### Lithography

- Left **endcap** (a challenging design on its own!) 1.
- 2. Repeated sensor units
- 3. Right endcap

#### **2.** Stitching used to connect metal traces

#### Stitched backbone RSUs now in contact with endcaps



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

### Lithography

- Left endcap (a challenging design on its own!)
- 2. Repeated **sensor units**
- 3. Right endcap

#### **2.** Stitching used to connect metal traces

- power distribution
- buses for control and data readout

Stitched backbone RSUs now in contact with endcaps

#### Power+data carried across 27 cm!



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Two main steps:

#### Lithography

- Left endcap (a challenging design on its own!)
- 2. Repeated **sensor units**
- 3. Right endcap

#### 2. Stitching used to connect metal traces

- power distribution
- buses for control and data readout

#### Power+data carried across 27 cm!



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

Three main ingredients:

- 1. 65 nm technology by **TPSCo**\*
  - ➤ Lower power, tighter integration
  - → <u>300 mm wafers</u>
- 2. Stitching used to connect metal traces
  - power distribution
  - buses for control and data readout

\* Tower Partners Semiconductor Co.



 $\emptyset = 300 \text{ mm} (12") \text{ silicon wafer}$ 

92,58



Three main ingredients:

- 1. 65 nm technology by TPSCo\*
  - ➤ Lower power, tighter integration
  - → <u>300 mm wafers</u>
- 2. Stitching used to connect metal traces
  - power distribution
  - buses for control and data readout  $\bullet$

#### **3.** Bending (Si thinned <50 $\mu$ m)

\* Tower Partners Semiconductor Co.







Three main ingredients:

- 1. 65 nm te 1st plotter **TPSCo\*** Lower power tighter integration
  - → <u>300 mm wafers</u>
- d thepinnect metal 2. Stitching traces
  - power distribution
  - buses for control and data readout





92,58





# Sensor R&D Milestones



#### **Multi-Layer Reticle 1**

First submission in TPSCo 65 nm:

- Goal: qualify the technology (achieved)

- Goal: assess yield (ongoing)



# Sensor R&D Multi-Layer Reticle 1: first 65 nm prototypes





Digital Pixel Test Structure

async. digital with ToT

Lots of (small) prototypes to explore the technology for particle detection



# Sensor R&D **Multi-Layer Reticle 1: APTS**

### • Pixels of pitches of 10–25 µm show similar results

- charge collection is very efficient
- We can *choose* the optimal pitch for the final sensor

	0 0035 -	
	0.0055	ALICE
e_)	0.0030-	Plotted
oer 20	0.0025	
incy (p	0.0020-	
freque	0.0015	
ative 1	0.0010-	
Rel	0.0005 -	
	0.0000	) 2



Pitch =  $10 \ \mu m$ 



### Sensor R&D **Multi-Layer Reticle 1: DPTS**





# Sensor R&D **Engineering Run 1**

Designing the first wafer-scale MAPS detector for high-energy physics

- Two large stitched sensors:
  - MOSS (14 x 259 mm<sup>2</sup>) •
  - **MOST** (2.5 x 259 mm<sup>2</sup>)
- Both with digital readout, but different approaches



![](_page_42_Picture_10.jpeg)

![](_page_42_Picture_11.jpeg)

# Sensor R&D **Engineering Run 1**

Designing the first wafer-scale MAPS detector for high-energy physics

- Two large stitched sensors:
  - MOSS (14 x 259 mm<sup>2</sup>) ullet
  - **MOST** (2.5 x 259 mm<sup>2</sup>)
- Both with digital readout, but different approaches

![](_page_43_Figure_7.jpeg)

![](_page_43_Picture_10.jpeg)

![](_page_43_Picture_11.jpeg)

# Sensor R&D **Engineering Run 1**

### Designing the first wafer-scale MAPS detector for high-energy physics\*

- Dedicated design effort:
  - Understanding of "stitching" rules
  - Incorporation of **redundancy**, **fault tolerance**
- Crucial exercise to understand:
  - **Yield:** input for granularity of power segmentation
  - Uniformity
  - **Power distribution and consumption**
  - **Readout over long distances** (26 cm!)
  - **Pixel architecture** (targets: ~5  $\mu$ m resolution, 10<sup>13</sup> 1 MeV n<sub>eq</sub> cm<sup>-2</sup> (NIEL)

\* But not yet the sensor for ITS3

![](_page_44_Figure_13.jpeg)

ER1 wafer ( $\emptyset = 300 \text{ mm}$ )

![](_page_44_Picture_17.jpeg)

![](_page_44_Picture_18.jpeg)

![](_page_45_Figure_1.jpeg)

![](_page_45_Picture_7.jpeg)

# MOSS

![](_page_46_Picture_1.jpeg)

![](_page_46_Picture_7.jpeg)

![](_page_46_Picture_8.jpeg)

![](_page_47_Figure_1.jpeg)

![](_page_47_Picture_8.jpeg)

![](_page_48_Figure_1.jpeg)

![](_page_48_Picture_19.jpeg)

![](_page_49_Figure_1.jpeg)

#### Stitched backbone

- CMOS signalling with regeneration across 26 cm

#### **Endcaps**

- Challenging design on their own!
- Left endcap:
  - Up to 160 Mbps reading one sensor at a time (4-bit bus) Up to 40 Mbps / sensor reading all sensors at once (10x 1-bit buses) Intermediate design: target is 5-10 Gb/s for the final sensor
- **Right endcap**: power supply only
- Not for free: to be accounted for in power budget

![](_page_49_Picture_14.jpeg)

![](_page_49_Picture_15.jpeg)

#### Capable of addressing the 10 sensors simultaneously from left endcap

![](_page_49_Picture_19.jpeg)

## MOSS **Test system requirements & challenges**

#### Main goals:

- Test all features of the chip
- Assess manufacturing yield
- Assess functional yield at half unit, region, column/row/pixel level granularity

### Main challenge: huge chip!

- 259x14 mm<sup>2</sup>
- 6.72 megapixels
- **2800** pads
- 9 power nets per HU
- 67 power domains
- Delicate, needs **mechanical support** in many use cases

![](_page_50_Picture_17.jpeg)

### MOSS From wafer to carrier

![](_page_51_Figure_1.jpeg)

![](_page_51_Picture_5.jpeg)

# MOSS

![](_page_52_Figure_1.jpeg)

![](_page_52_Picture_5.jpeg)

### MOSS From wafer to carrier

![](_page_53_Figure_1.jpeg)

#### Tools (and expertise!) developed by the ITS collaboration

![](_page_53_Picture_6.jpeg)

![](_page_53_Picture_7.jpeg)

![](_page_53_Picture_8.jpeg)

### MOSS **Carrier card**

![](_page_54_Picture_1.jpeg)

![](_page_54_Picture_5.jpeg)

### MOSS Carrier card ↔ sensor long edge

![](_page_55_Picture_1.jpeg)

![](_page_55_Picture_3.jpeg)

![](_page_55_Picture_6.jpeg)

### MOSS Carrier card ↔ sensor <u>short edge</u>

![](_page_56_Picture_1.jpeg)

![](_page_56_Picture_3.jpeg)

![](_page_56_Picture_6.jpeg)

### MOSS Test system

Three different types of board:

- Carrier card
- 5x proximity cards
  - 1 card x 4 quadrants
  - 1 top/bottom halves

![](_page_57_Picture_6.jpeg)

### 5x FPGA-based automation and readout modules

![](_page_57_Picture_9.jpeg)

# MOSS **Testing campaign**

Extensive testing program ongoing:

- Impedance between power nets: shorts?
- **Power ramps**: how do we power the sensor?
- **Register scan:** reset value check, read/write
- **DAC scan**: linearity
- Pulsing (digital, analog)
- **Fe55**
- **Beam test**

**24x6 sensors to test**: stay tuned!

**MOSS test system** 

![](_page_58_Picture_12.jpeg)

![](_page_58_Picture_13.jpeg)

**ALPIDE+MOSS** telescope

![](_page_58_Picture_17.jpeg)

![](_page_58_Picture_18.jpeg)

### MOSS **Preliminary results**

- 16 MOSS successfully wire-bonded
- No failures so far
  - 40 HUs tested from long edge up to register/DAC scan and fully functional
- First correlations from beam test in Jul/Aug/Sep!

![](_page_59_Figure_5.jpeg)

![](_page_59_Figure_7.jpeg)

60

![](_page_59_Picture_10.jpeg)

# Summary & Outlook (and thanks for your attention)

ITS3 upgrade: a breakthrough cylindrical inner tracker 

#### Three key innovations

- 65 nm: low power & 300 mm wafers (validated)
- **Stitching**: first wafer-scale MAPS sensors for HEP
- Thinning and **bending**
- **ER1** (now testing!): first stitched sensors
  - Goal: asses the yield of wafer-scale stitched sensors
  - Testing started with **promising results**

#### Next steps

- Full characterisation of MOSS & MOST (yield, pixel performance...)
- **ER2** (prototype of the final sensor, 2024) and **ER3** (final ASIC, 2025)

![](_page_60_Picture_13.jpeg)

# Backup

![](_page_61_Picture_4.jpeg)

# MOST

![](_page_62_Figure_1.jpeg)

- - loss)

To off-chip decoding

![](_page_62_Picture_14.jpeg)

![](_page_62_Picture_16.jpeg)

![](_page_62_Picture_17.jpeg)

![](_page_62_Picture_18.jpeg)

#### **ITS3 R&D - Silicon bending**

![](_page_63_Picture_1.jpeg)

change after bending

- change when sensor is bent
- Efficiency above 99.9% at a threshold of 100 e-

![](_page_63_Figure_5.jpeg)

![](_page_63_Picture_8.jpeg)

#### » Laboratory and test beam measurements (Jun 2020) allow to conclude that chip (180 nm CMOS) performance doesn't

Pixel matrix threshold distribution does not

![](_page_63_Picture_12.jpeg)

![](_page_64_Picture_2.jpeg)

![](_page_64_Picture_3.jpeg)

![](_page_64_Picture_7.jpeg)

#### **ITS3 R&D - Interconnection**

» Flexible printed circuits for communication and powering

- placed outside the sensible area
- three double copper layers flex, multi-strip shaped (15-30 cm long), connected in a merging area
- interconnected via wire-bonding at the edge of the sensor verified
- wire-bonds loops optimisation based on pull-force measurements -
- present setup (not final grade material): 6.6±0.3 g at ~900 µm pad-to-pad distance

![](_page_65_Figure_7.jpeg)

![](_page_65_Picture_10.jpeg)

![](_page_65_Picture_15.jpeg)

### **MOSS** Power distribution

#### Powering & monitoring from the short-edge (example for VDD)

	VDD10 x24	<u>x24</u>	VDD1	
	VDD9 x2	x2	VDD10	
	VDD8 x2	x2	VDD9	
	VDD7 x2 VDD6 x2	x2 x2	VDD8	
	VDD5 x2	x2	VDD6	
	VDD3 x2	x2	VDD4	
	VDD2 x2	X2	VDD3	
F	VDD1 x24	<u>x24</u>	VDD2	
	LEC	RSU1		

With the same physical RSU, it is necessary to forward power from the short edges to the most far RSUs

We achieve this by performing *line-hopping* 

For the MOSS prototype, the current metal stack only allows to power the most left (RSU1) or most right RSU (RSU10). All the other power pads are only used for *monitoring* in order to verify the stitching. More on the backup slides.

Credits:

MOSS Prototype

Pedro.Leitao@cern.ch

![](_page_66_Figure_10.jpeg)

![](_page_66_Picture_11.jpeg)

![](_page_66_Figure_12.jpeg)

18

![](_page_66_Picture_16.jpeg)

![](_page_67_Picture_5.jpeg)

#### Slide credits: Jordan Lang

Valerio Sarritzu

5

![](_page_67_Picture_11.jpeg)

![](_page_67_Picture_12.jpeg)