





# Status of the ARCADIA project for the implementation of innovative CMOS monolithic sensors

**CEPC 2023** 

23-27 October 2023, Nanjing

Davide Falchieri

INFN Bologna, Italy

on behalf of the ARCADIA collaboration

# **Motivations of Arcadia**

- Large-area monolithic pixel detectors for particle tracking: low power, high-rate capability, low cost per unit area, low material budget
- Target applications:
  - medical imaging (e.g. Proton Computed Tomography)
  - astro-particle detection on satellites
  - high energy physics experiments







#### CSES-01 http://cses.roma2.infn.it

# **The IDEA concept**



Arcadia is designing possible solutions for high precision silicon detectors:

vertex detector

 $\rightarrow$  pixel detectors (FDMAPs)

- silicon internal tracker  $\rightarrow$  strip detectors (FDMAMs)
- silicon wrapper / TOF

 $\rightarrow$  pixel detectors with fast timing

#### Arcadia:

#### Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

Fully Depleted Monolithic Active Pixel CMOS sensor technology platform:

- active sensor thickness in the range 50  $\mu m$  to 500  $\mu m;$
- operation in **full depletion** with fast charge collection by **drift**
- small collecting electrodes for optimal SNR
- scalable readout architecture with ultra low-power capability (O(10 mW/cm<sup>2</sup>))
- compatible with standard CMOS fabrication process
- technology: LF11s 110 nm CMOS node (quad-well both PMOS and NOMS), high resistivity bulk
- custom patterned backside, patent developed in collaboration with L-Foundry



# Sensor concept

- n-type high resistivity active region
- reverse-biased junction at the bottom: depletion grows from back to top
- n-epi layer: reduce punch-through current between p+ and deep pwells
- sensing electrodes can be biased at low voltage (< 1V)</li>
- nwells with electronics shielded by deep pwells



# Wafer post-processing: starting material and backside process



#### type 1:

p+ starting substrate: thinning down to a 100 μm total thickness, active thickness below 50 μm

#### type 2:

post-processing: thinning, then back-side **p+ implantation** and laser annealing, no patterning on backside

#### type 3:

post-processing: thinning, lithography, backside p+ implantation and laser annealing, insulators and metal deposition

# Arcadia technology demonstrators



Arcadia 3<sup>rd</sup> engineering run (silicon received in middle 2022) List of produced devices:

- main demonstrator MD3: pixel sensor built with an array of 512 x 512 25-μm pitch pixels
- small **pixel arrays** with different **pitch** (10  $\mu$ m 25  $\mu$ m 50  $\mu$ m) with and w/o active readout
- strip detectors with and w/o active readout
- ASTRA 64-channel ASIC for Si-strip readout
- **test structures** for sensors characterization and process qualification
- low power MATISSE (ultra low power front-end for space instruments)
- HERMES: small-scale demonstrator for fast timing
- X-ray multi-photon counter
- MADPIX: CMOS LGAD multi-pixel active demonstrator chip for fast timing



### Arcadia Main Demonstrator – chip floorplan

top padframe: auxiliary supply, IR drop measure



![](_page_7_Picture_3.jpeg)

512 x 512 pixel sensor bonded on PCB

![](_page_7_Picture_5.jpeg)

detail of pixel layout

end of sector: reads and configures one section **sector biasing**: generates I/V biases for sections

#### periphery:

SPI slave, registers and pixels configuration, 8B/10B encoding, 320 MHz DDR serializers

M. Rolo

### **Arcadia Main Demonstrator – chip integration**

32

![](_page_8_Figure_2.jpeg)

![](_page_8_Picture_3.jpeg)

- the matrix is composed of 16 identical Sectors (32x512), • each of which contains 16 Double Columns
- triggerless data-driven readout with low-power asynchronous architecture with **clock-less pixel matrix** integrated on a **power-oriented flow**
- power: 10 30 mW

# Main demonstrator: chip architecture

- pixel size: 25µm x 25µm. Array core area: 1.28cm x 1.28cm → "side abuttable" and one-direction stitching compatible
- **pixel** electronics: **analog and digital**. In-pixel threshold and data storage
- architecture: **event-driven:** pixels detecting events (charge pulses) send their address and a 8-bit timestamp to the periphery (binary readout)
- low power (as low as 10 mW/cm<sup>2</sup>) and high event rate (as high as to 100 MHz/cm<sup>2</sup>)

![](_page_9_Figure_5.jpeg)

![](_page_9_Figure_6.jpeg)

#### **Arcadia-MD3: peripheral dataflow**

- each sector has an independent readout and output link when operating in High-Rate Mode
- sector data is sent out (with 8B/10B encoding) via dedicated 320MHz DDR serializers
- in Low-Rate Mode, the first serializer processes data from all the sections. The other serializers and C-LVDS TXs are powered off, in order to reduce power consumption

![](_page_10_Figure_4.jpeg)

high-rate mode

![](_page_10_Figure_6.jpeg)

low-rate mode

# **Front-end board and DAQ**

![](_page_11_Figure_1.jpeg)

#### Arcadia front end board

PCB through-hole for matrix Back Side Illumination

#### The **FPGA**:

- manages the SPI interface
- extracts hits from the 16 input lanes and stores them locally, before they are sent to a PC using the lpbus protocol
- can work both in <u>data-push</u> <u>mode</u> or in <u>triggered mode</u>

# Main prototype: charged-particle detection

![](_page_12_Figure_1.jpeg)

Davide Falchieri

### Arcadia MD3 cosmic data: setup

system mounted in a black box typical HV = - 90 V typical leakage current = 20  $\mu$ A threshold = 25 DAC (290 e-)

System very stable:

- 1 week of data taking, unattended, in stable condition
- no specific activity for parameters optimization

![](_page_13_Picture_5.jpeg)

![](_page_13_Picture_6.jpeg)

**R. Santoro** 

### **Cluster size**

MPV = 4 pixels

more than 90% of clusters with less than 6 fired pixels

matrices with synchronized data

![](_page_14_Figure_4.jpeg)

![](_page_14_Figure_5.jpeg)

**CEPC 2023** 

Davide Falchieri

Selection criteria:

- 1 cluster per plane
- $\Delta t \leq 10$  clock cycles
- cluster dimension <= 4 in tracking planes (top and bottom)</li>
- **Selected**  $\approx 46\%$  of the synchronized events

![](_page_15_Figure_5.jpeg)

![](_page_15_Figure_6.jpeg)

![](_page_15_Figure_7.jpeg)

Davide Falchieri

**Residuals** 

# X-ray tube and CT with Arcadia MD3

S. Ciarlantini, C. Bonini, D. Chiappara, P. Giubilato

- X-ray setup (2-10 mA, 40 kV)
- radiography samples and CT reconstruction (stepper motor)
- samples directly placed closed to the backside of Arcadia (BSI)

![](_page_16_Figure_5.jpeg)

### **Pixel / strip test structures**

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

#### strip flavours:

- 25 µm pitch pixelated
- 25 µm pitch continuous
- 10 µm pixelated

#### pixel flavours:

- pseudo-matrices of 1x1 and 2x2 mm<sup>2</sup> (all the sensor nodes are connected in parallel)
  - 50 μm
  - 25 μm
  - 10 μm

#### **FDMAMs (Fully Depleted Monolithic Active Microstrips)**

CMOS monolithic strip block and readout electronics (active sensor area: 12800 x 3200  $\mu$ m<sup>2</sup>)

![](_page_18_Picture_2.jpeg)

![](_page_18_Figure_3.jpeg)

### **FDMAMs (Fully Depleted Monolithic Active Microstrips)**

- preamp: CSA + testpulse injection circuit
- slow shaper branch for charge measurement with externally controlled S&H circuit
- readout:
  - analogue: mux-differential output buffer
  - digital: Wilkinson ADC and serializer
- trigger output:
  - fast shaper branch with fast-OR output

![](_page_19_Figure_8.jpeg)

the same readout of the ASTRA chip is integrated into silicon in FDMAMs

### FDMAMs (Fully Depleted Monolithic Active Microstrips)

![](_page_20_Figure_1.jpeg)

![](_page_20_Figure_2.jpeg)

ASTRA FastOR signals provides trigger to the FPGA FPGA sends HOLD signal and then starts readout of analogue MUX

![](_page_20_Figure_4.jpeg)

### MadPix CMOS LGAD multi-pixel prototype

![](_page_21_Figure_1.jpeg)

- some of the HR and p+ wafers implement an extra gain layer added to the sensor
- first small-scale demonstrator 4 x 16 mm<sup>2</sup>
- 8 matrices (64 pixels each) implementing different sensor and front-end flavours
- 250 x 100 mm<sup>2</sup> pixel pads
- 64 analogue outputs on each side, rolling shutter of single matrix readout

![](_page_21_Figure_7.jpeg)

### MadPix CMOS LGAD multi-pixel prototype

- noise and slew-rate characterization with external testpulse
- scans with Sr90 source
- happening now: test-beam for evaluation of timing performances

![](_page_22_Figure_4.jpeg)

![](_page_22_Figure_5.jpeg)

![](_page_22_Figure_6.jpeg)

![](_page_22_Figure_7.jpeg)

Davide Falchieri

# Arcadia: status and outlook

#### Characterization:

- extensive **testing** (first test beam foreseen in the next months)
- 3-layer telescope  $\rightarrow$  tracking performance measurements
- extended radiation hardness characterization on test structures and on main demonstrators

#### Design:

 sensors with high timing resolution (particle TOF – upgrade of ALICE experiment at CERN): CMOS sensors with gain layer for fast timing

-	- 70		

![](_page_23_Picture_8.jpeg)

![](_page_23_Picture_9.jpeg)

# **Thanks for your time**

![](_page_24_Picture_1.jpeg)

# **Backup**

### X-ray photon counting demonstrator

![](_page_26_Figure_1.jpeg)

![](_page_27_Figure_0.jpeg)

Davide Falchieri

# **Sensor characteristics - IV curves**

![](_page_28_Figure_1.jpeg)

# **Pixel Current-Voltage curves – comparison with TCAD models**

![](_page_29_Figure_1.jpeg)

**Experimental data** acquired for different pixel layouts

Intra-wafer and inter-wafer variations were evaluated

Process parameters in **TCAD simulations** adjusted on experimental results

# MD1 characterization: gain and noise

![](_page_30_Figure_1.jpeg)