

Exploration of a 55nm HV-CMOS process for the CEPC silicon tracker

Yang ZHOU¹, WeiGuo LU¹, Mei ZHAO¹, Zhuojun Chen⁴, Kunyu Xie¹, Leyi Li^{1,5}, Ruoshi Dong^{1,2}, Hui Zhang², Ivan Peric², Xuekang Li⁶, Xinyang Guo⁶, Chen Yang⁶, Hongbo ZHU³, Jianchun Wang¹, Yiming Li¹

¹State Key Laboratory of Particle Detection and Electronics, Institute of High Energy Physics, CAS, Beijing 100049, China

²Karlsruhe Institute of Technology, Karlsruhe, Germany

³Zhejiang University

⁴Hunan University

⁵Shangdong University

⁶Dalian Minzu University



zhouyang@ihep.ac.cn

ABSTRACT

To explore process for next generation HV-CMOS pixel sensors, a prototype was designed and submitted in August 2023 using a 55nm HV-CMOS technology with a $1\text{k}\Omega\cdot\text{cm}$ substrate. This prototype includes a guard ring with a width of $170\mu\text{m}$, a 32×20 pixel-matrix, and 5 diode arrays. The pixel matrix comprises 6 flavor charge sensing diodes with a constant pixel size of $40\mu\text{m}\times 80\mu\text{m}$. Charge sensing amplifier and discriminator are integrated in pixels. The peripheral block includes row/column selection, bias DACs, a bandgap reference, and readout buffers.


INTRODUCTION

Monolithic Active Pixel Sensors (MAPS) utilizing a specialized High-Voltage CMOS technology (HV-CMOS) have proven to be a promising choice for the CEPC silicon tracker. By applying a high reverse bias voltage ($> -50\text{V}$) to a highly resistive substrate ($> \text{a few hundreds of } \Omega\cdot\text{cm}$), it becomes possible to create a depletion depth of a few tens of microns. This results in superior time resolution and enhanced radiation hardness compared to standard CMOS processes.

Over the past decade, the development of HV-CMOS MAPS has primarily focused on the 180/150 nm processes. Transitioning to a smaller technology node not only enhances the current design's performance (power dissipation, readout speed, TID, etc.) but also opens up new possibilities. With a smaller technology node, more transistors and functionalities can be integrated into each pixel.

PROCESS SPECIFICS

- ❑ 55nm High-Voltage CMOS process;
- ❑ $1\text{k}\Omega\cdot\text{cm}$ p-type substrate;
- ❑ Custom designed IO;
- ❑ Core power: 1.2V;
- ❑ Triple-well process: n/p/deep n-well;
- ❑ Deep n-well/p-substrate breakdown Voltage $> 50\text{V}$;
- ❑ 10-metal layers is possible for fine pitch routing, including 2 thick metal layers for power;



Layout of the submission




Figure: layout of the first submission on the 55nm HV-CMOS process. 3 independent sections are included for different purpose. The whole chip size is $4\text{mm}\times 3\text{mm}$.

- ❑ 1st section: a 32×20 pixel matrix comprises various diodes and in-pixel amplifier and discriminator design for process validation;
- ❑ 2nd section: 5 diode array for charge sensing diodes I-V/ C-V study;
- ❑ 3rd section: a 26×26 pixel matrix with relative digital readout periphery for new electronics structure study; (Hui Zhang's talk & Ruoshi Dong' poster)

Guard ring & pixels




Figure: Cross-section and top view of the guard ring and pixel design.

Table: 6 flavor charge sensing diodes comprised in the section 1&2.

Diodes flavor	Specifications
Pix_D10core	Single DNW size: $30\mu\text{m}\times 70\mu\text{m}$, With P stop
Pix_D10core_wps	distance between two diodes $10\mu\text{m}$ Without P stop
Pix_D15core	Single DNW size: $25\mu\text{m}\times 65\mu\text{m}$, With P stop
Pix_D15core_wps	distance between two diodes $15\mu\text{m}$ Without P stop
Pix_D20core	Single DNW size: $20\mu\text{m}\times 60\mu\text{m}$, With P stop
Pix_D20core_wps	distance between two diodes $20\mu\text{m}$ Without P stop

Charge Sensing Amplifier & Discriminators




Figure: One version in-pixel electronics in the 1st section (two different versions in total). Both the analogue and digital signals are output.




Figure: Output transients voltage of the output of (a) CSA, (b) the discriminator for different charge varied linearly between 2ke^- and 18ke^- in 4ke^- steps (simulation results, $C_{\text{input}} = 150\text{fF}$)

CONCLUSION AND PERSPECTIVES

The initial submission utilizing the 55nm HV-CMOS process was completed in August 2023. It incorporated various versions of charge sensing diodes, in-pixel electronics, and readout structures. Currently, efforts are underway for preparation of design validation. The forthcoming test results are anticipated to offer vital insights, serving as essential benchmarks for the future advancement of HV-CMOS pixel sensors for the CEPC tracker.