

Progress on FEE readout for CEPC TPC

Wei Liu^{1,2}, **Canwen Liu**^{1,2}, Tong Wei^{1,2}, Zhi Deng^{1,2}, Huirong Qi³

¹ Department of Engineering Physics, Tsinghua University, Beijing, China

²Key Laboratory of Particle & Radiation Imaging, Ministry of Education, Beijing, China

³Institute of High Energy Physics, Chinese Academy of Science, Beijing, China


The 2023 International Workshop on CEPC
Nanjing, Oct.23-27, 2023



Outlines

- Introduction
- Progress of the FEE readout —— WASA
 - Design
 - Test
- Summary

Introduction





Momentum resolution (B=3.5T)	$\delta(1/p_t \approx 10^{-4}/GeV/c)$
δ_{point} in $r\phi$	<100 μm
δ_{point} in rZ	0.4-1.4 mm
Inner radius	329 mm
Outer radius	1800 mm
Drift length	2350 mm
TPC material budget	$\approx 0.05X_0$ incl. field cage < $0.25X_0$ for readout endcap
Pad pitch/no. padrows	$\approx 1\text{ mm} \times (4\sim 10\text{mm}) / \approx 200$
2-hit resolution	$\approx 2\text{ mm}$
Efficiency	>97% for TPC only ($p_t > 1GeV$) >99% all tracking ($p_t > 1GeV$)


- TPC can provide large-volume high-precision 3D track measurement with stringent material budget
- In order to achieve high spatial resolution, **small pads** (e.g. 1 mm x 6mm) are needed, resulting in **~1 million** channels of readout electronics
- Need **low power** consumption readout electronics **working at continuous mode**
- Low power consumption requires **<10mW/ch**

Requirements for TPC Pad Readout

- Track angle $\sim$ different current duration $\sim$ high-order shaper
- Ballistic loss and power consumption
- **Waveform sampling readout**




Parameters	SPECs
No. of channels	2×10^6
Power Consumption	$< 10\text{ mW/ch}$
SNR	$\sim 20 @ 10\text{ pF}$
Dynamic Range	120 fC
Noise	$900\text{ e} @ 10\text{ pF}$
Peaking time	$\sim 160\text{ ns}$
Sampling Rate	$20\text{--}40\text{ MS/s}$
Sampling resolution	$8\text{--}10\text{ bit}$




How to save power...


- In order to reduce the power consumption:
 - ADC structure : pipeline $\rightarrow$ **SAR** (Successive Approximation Register)
 - CR-(RC)ⁿ $\rightarrow$ **CR-RC + high order digital shaper** (digital trapezoid)
 - Using more advanced 65 nm CMOS process favoring digital logics and getting lower digital power consumption



Energy by Architecture




Energy needed for a single-pole low-pass filter (J)



WASA: WAVEform SAMpling ASIC for TPC


- Acquisition channel
 - Analog Front-End: Preamplifier + CR-RC shaper + Fully differential output
 - SAR ADC: contributed by Fule Li's group @ Tsinghua
 - Digital signal processing:
 - Two stage baseline corrections (learnt from SAMPA)
 - Digital trapezoidal filter, to make pulse shape symmetric and shorter
- Control logics: Trigger + data buffer (ring buffer and event buffer)



WASA: analog front-end


- Low power supply design: 1.2 V
 - Fully differential output
- **Power optimization orientated**, instead of noise optimization orientated

Parameters	SPECs	Simulation
Shaper	CR-RC	CR-RC
Shaping time	160 ns	160 ns
Gain	10 mV/fC	10 mV/fC
Dynamic Range	120 fC	120 fC
INL	<1 %	<1 %
ENC	500 e @ 10 pF	306 e @10 pF
Crosstalk	<1 %	0.12 %
Power	<2.5 mW/ch	1.4 mW/ch




WASA: digital trapezoidal filter

- Two unfolding modules — CR-RC $\rightarrow \delta$
- Two integration modules — $\delta \rightarrow$ Trapezoid





Valentin T. Jordanov, Unfolding-synthesis technique for digital pulse processing. Part 1: Unfolding, NIMA Vol 805, 2016, 63-71

Progress on WASA chip




WASA_v1p0: chip layout




- Layout floor plan:
 - The die size: 3783 μm x 2243 μm
 - Separated power supply:
 - Analog Front-End
 - SAR ADC
 - Digital Logics
 - LVDS driver
 - Insert guarding rings
- ASIC submitted in Jan, 2022 and received in March, 2022
- BGA package 16 x 11 (11.05 mm x 7.8 mm)

Test Setup





WASA_v1p0




Test results

- Power consumption = **4.94 mW/ch @ 40 MHz**
 - AFE: 1.38 mW/ch
 - ADC: 0.83 mW/ch
 - Digital logics: 2.73 mW/ch
- Power consumption = 3.42 mW/ch @ 20 MHz




Test results

- Transient Waveforms of internal signal processing nodes





Test results

- Non-Linearity: $\text{INL} < 0.28\%$






Test results

- Noise @ 10mV/fC:
 - $ENC = 569\text{ e} + 14.8\text{ e/pF}$ @ rising time = $0.6\text{ }\mu\text{s}$ and flat top time = $0.2\text{ }\mu\text{s}$



Test results

- CFD Timing @ $V_{th} = 0.4 V_p$
 - CR-RC shaping time = 160 ns
 - $T_r = 600$ ns, $T_{flat} = 200$ ns
 - Time jitter < 3 ns
 - Time walk < 15 ns






Test results

- Comparison between WASA and current TPC FEE ASICs

	PASA+ALTRO	Super-ALTRO	SAMPA	WASA_v1p0
TPC	ALICE	ILC	ALICE upgrade	CEPC
Pad Size	4x7.5 mm ²	1x6 mm ²	4x7.5 mm ²	1x6 mm ²
No. of Channels	5.7×10^5	$1-2 \times 10^6$	5.7×10^5	2×10^6
Readout Detector	MWPC	GEM/MicroMegas	GEM	GEM/MicroMegas
Gain	12 mV/fC	12-27 mV/fC	20/30 mV/fC	10-40 mV/fC
Shaper	CR-(RC) ⁴	CR-(RC) ⁴	CR-(RC) ⁴	CR-RC
Peaking time	200 ns	30-120 ns	80/160 ns	160-400 ns
ENC	370+14.6 e/pF	520 e	246+36 e/pF	569+14.8 e/pF
Waveform Sampler	Pipeline ADC	Pipeline ADC	SAR ADC	SAR ADC
Sampling Rate	10 MHz	40 MHz	10 MHz	10-100 MHz
Sampling Resolution	10 bit	10 bit	10 bit	10 bit
Power: AFE	11.7 mW/ch	10.3 mW/ch	9 mW/ch	1.4 mW/ch
Power: ADC	12.5 mW/ch	33 mW/ch	1.5 mW/ch	0.8 mW/ch@40 MHz
Power: Digital Logics	7.5 mW/ch	4.0 mW/ch	6.5 mW/ch	2.7 mW/ch@40 MHz
Total Power	31.7 mW/ch@10MHz	47.3 mW/ch@40 MHz	17 mW/ch@10 MHz	4.9 mW/ch@40 MHz
CMOS Process	250 nm	130 nm	130 nm	65 nm

New results

- Adjusting the unfolding parameters allows a symmetrical waveform (purple)




Asymmetrical trapezoidal waveform


Trapezoidal waveform with unfolding parameters

New results

- The waveforms with different input signal rise time
- A 250ns rise time and 500ns flat time trapezoidal filter
- Digital trapezoidal filter can **reduce ballistic loss**



New results




- Count rates ——— periodic trigger
- Waveform length = 64, sample clock = 40MHz
- Full response count rate = **22.5 kcps @ 120MHz rdclk**
- Frequency of readout clock is limited by the firmware

RDCLK(MHz)	40	80	120
Input rates(kcps)	Output rates(kcps)		
1	1	1	1
5	5	5	5
7.5	7.5	7.5	7.5
10	0	10	10
15	0	15	15
20	0	0	20
22.5	0	0	22.5
25	0	0	0


New results

- Transient Waveforms of different channels




New results

- The baselines of different channels $\sim$ difference over 1000 LSBs
- WASA_v1p0: 4 bits local threshold $\sim$ miss some small signal



WASA_v1p1: chip layout

- 12 bits local threshold



- Layout floor plan:
 - The die size: 3783 μm x 2243 μm
 - Separated power supply:
 - Analog Front-End
 - SAR ADC
 - Digital Logics
 - LVDS driver
 - Guarding ring insert between
- ASIC submitted in March, 2023 and received in June, 2023

Summary

- A 16 channel low power readout ASIC WASA_v1p0 has been successfully developed and evaluated
 - The power consumption is 4.94 mW/ch @ 40 MHz
 - ENC = 569 e+14.8 e/pF @ gain=10 mV/fC with on-chip digital trapezoidal filter
 - Adjusting the unfolding parameters can get a symmetrical waveform
 - Digital trapezoidal filter can reduce ballistic loss
 - The maximal tested count rate is 22.5kcps @ 120MHz rdclk and 64 sample points
- WASA_v1p1
 - 12 bits local thresholds

Thanks for your attention!