



Institute of High Energy Physics Chinese Academy of Sciences

CEPC vertex detector prototype DESY Testbeam 2023

Zhijun Liang 2023.05.30



relilled noriteof noricelE relient



Overview of MOST2 vertex detector R&D

- Can break down into sub-tasks
 - CMOS Pixel Sensor chip R&D
 - Detector layout optimization, ladder and vertex detector support structure R&D
 - Detector assembly
 - Data acquisition system R&D





DESY Testbeam Setup

Dec 2022 DESY test beam Taichu and Jadepix Telescope level



April 2023 DESY test beam Taichu vertex detector

- > 3 double layer of Barrel vertex detector
- 6 ladder assembled
 - > 24 Taichu chips operation in testbeam



Reminder of testbeam result last December

The spatial resolution improved by lowering the threshold
Can reach around 5µm resolution

Lower operation temperature can reduce threshold

- Y-direction

Modified process

4 GeV e

DUT

265

292

4 GeV e

id = 25 μm

d = 50 µm

d = 75 um

330

432

491

Threshold $\xi_{_{\rm eff}}$ [e]

330

6.5

55

Spatial

ncy [%]











Resolution



Large-scale sensor TaichuPix-3

TaichuPix3 and Challenges for the CMOS sensor

- > Small pixel size -> high resolution (3-5 μ m)
- High readout speed (<500ns deadtime @40MHz at Z pole) -> for CEPC Z pole high lumi
- Radiation tolerance (per year): 1 MRad

	ALPIDE	ATLAS-MAPS (MONOPIX / MALTA)	MIMOSA
Pixel size	\checkmark	X	\checkmark
Readout Speed	Х	\checkmark	Х
TID	X (?)	\checkmark	\checkmark



Chip size : $26 \times 16 \text{ mm}$ Pixel size : $25\mu m \times 25\mu m$

15.9 mm TCPX3 25.7 mm

TaichuPix-3 chip vs. coin





5 wafers tested

- > 2 wafer based on standard process
 - > Reasonable yield achieved
- > 3 wafer based on modified process
 - Iower yield than the std. process

Wei Wei, Ying Zhang Tianya Wu



Probe card for wafer test

An example of wafer test result



flex assembly and testing

- Two Taichupix chip glued and wire-bonded on flexible PCB
- 20+ flexible PCB has been assembled and tested.





Two Taichupix chip wire bonded on FlexPCB



Ying Zhang, Ziyue Yan Jun Hu Xiaoxu Zhang (NJU) Tianya Wu Wei Wang



> double-side ladder assembly

- Ladder in CEPC vertex detector is double-sided
 - Two flexible PCB + one carbon fiber support
- Both side has wire-bonding on chip \rightarrow Challenging
- Dedicated tooling for double-side ladder assembly



New batch ladder support



Jinyu Fu Xinhui Huang Tianya Wu Wei Wang



TaichuPix design and test, 2022-10-11



Prototype assembly

- 6 ladder installed on the vertex detector prototype for DESY testbeam
 - ▶ 12 flex PCB , 24 Taichupix chip operation
 - DESY beam spot is about 2*2cm





Jinyu Fu Xinhui Huang





Prototype assembly and test@IHEP

• After prototype assembly, beta source test and noise scan performed at IHEP



Tianya Wu Xiaoxu Zhang Wei Wang Ziyue Yan Jia Zhou





Testbeam on DESY 2013 (Apr11 – Apr 23)

On Site team (DESY)

- Joao (IHEP) Project leader
- Tianya Wu (IHEP) test beam coordinator, ASIC expert
- Zhijun Liang (IHEP) test beam coordinator
- Ming Qi (NJU) Shift leader
- Jia Zhou (IHEP) DAQ
- Xinhui Huang (IHEP) Assembly
- Shuqi Li (IHEP) Offline
- Wei Wang (IHEP) offline
- Hao Zeng (IHEP) Offline

27-Feb-23	9	STARTUP							
6-Mar-23	10	CMS-HGCAL	X	CMOS Strips Detectors	X				
13-Mar-23	11	DSiPM	x	ATLAS-ITk-Strips	х			Telescope-Dev	х
20-Mar-23	12	DSiPM	X	ATLAS-ITk-Strips	Х				
27-Mar-23	13	MONOPIX2	x	CMS-ETL	X			RSD	х
3-Apr-23	14								
10-Apr-23	15	CEPC Vertex	х	Tangerine	X				
17-Apr-23	16	CEPC Vertex	х	вттв	x			вттв	х
24-Apr-23	17	CMS-InnerTracker	х	TelePix	x				
1-May-23	18	CMS-InnerTracker	x	TelePix	x				

Romate support

WeiWei, Ying Zhang (IHEP), Xiaomin Wei (NWU) : ASIC Jun Hu, Ziyue Yan (IHEP) firmware Hongyu Zhang (IHEP) DAQ Jinyu Fu, Mingyi Dong (IHEP) Assembly Wei Wang, Gang Li, Linhui Wu (IHEP) Offline Yiming Hu, Xiaoxu Zhang (NJU)...Offline/ ASIC



Prototype assembly@ DESY





TaichuPix design and test, 2022-10-11





Hit maps in testbeam

- Beam is going through 12 layers of TaichuPix chip
 - Hitting at middle of two chips
 - Threshold of the chip are optimized during operation



Hitmap



- 5





Hit maps in testbeam

- To understand the hitmap and geometry
- Put a metal star in upstream
- Star is visible in the hit maps (Imaging experiment)













Prototype assembly @DESY

- Dedicated air cooling channel designed in prototype.
 - Measured Power Dissipation of Taichu chip: ~60 mW/cm²
 - \geq Before turning on the fan, chip temperature can go above 41 °C.
 - ➢ With air cooling, chip temperature can reduced to 25 °C (in average).
 - \succ No visible vibration effect observed in position resolution offline analysis due to the fan



fan turned on



fan turned off



Preliminary spatial resolution

- Track fitting with 6 double layers/ 3 double layers
 - Resolution fitted with 3 layers is better
 - Material effect \rightarrow multi scattering
 - Straight line fit is not good for more layers
 - Kalman filter is implementing in next step





The thickness of one ladder is around 0.796 mm.



Preliminary threshold scan result

- Spatial resolution in 2023 testbeam is worse
 - Disadvantage in 2023 testbeam
 - Detector-level: more realistic material budget
 - Advantage in 2023 testbeam
 - Smaller Distance between layers (~2cm)
 - Beam energy increased to 6GeV
 Spatial resolution Vs threshold
 2023 detector-level testbeam



Spatial resolution Vs threshold 2022 telescope testbeam



Beam



7



Summary

- The vertex detector project review is supposed to be finished in June 2023.
- The preliminary offline results shows a single point spatial resolution less than 5 μm , more analysis is going on.
- A full size ladder with 10 TaichuPix-3 chips is under installation, more results are analyzing
- Plan to do the proton irradiation test for TaichuPix-3 in CSNS at the end of May





Resolution vs. chip threshold File spatial resolution improved by lowering the threshold

- Can reach around 5µm resolution
- Lower operation temperature can reduce threshold





Modified : full depletion, faster charge collection



Shuqi Li Linghui Wu Gang L Zhijun Liang Xuewei Jia Joao





Prototype assembly @DESY

• D f











Lower down Thresholds by each chip

- With air cooling, we can lower down the threshold of each chips
- After tuning the threshold, hit maps looks more uniform



Hitmap



