

传感器芯片设计与测试 **Sensor chip design and testing**

Ying Zhang

On behalf of the CEPC MOST2 Vertex detector design team

2023-6-19

Main specifications of the full-scale chip

■ A full-scale pixel chip should be design to **build the first vertex detector prototype**

➢ No full-scale CMOS pixel sensor for particle detector exists in China before this project

◼ **Project assessment index (**考核指标**)**

- \triangleright Spatial resolution: 3-5 μ m
- ➢ Total ionization dose (TID) > 1 Mrad

Additional specifications on the full-scale chip

◼ **Additional specifications considered besides the main goals of project**

- ➢ Assembled on ladder → **large sensitivity area**
- ➢ Low material → **low power density**
- ➢ High detection efficiency → **small dead time**
- ➢ Bunch spacing: Higgs: 680 ns; W: 210 ns; Z: 25 ns
	- Hit density: 2.5 hits/bunch/cm² for Higgs/W; 0.2 hits/bunch/cm² for Z → high hit rate

TaichuPix design goals JadePix design goals

Major innovation of TaichuPix: High data-rate processing maintaining good spatial resolution

Structure and process of sensor

◼ **Technology**:**CMOS Monolithic pixel sensor**

- ➢ N-well/P-epitaxial diodes employed collection elements
- ➢ Readout electronics integrated on the same Si-substrate
- **→** Low material budget, low pixel capacitor, easy to assemble

◼ **Process : TowerJazz CIS 180 nm process**

- ➢ Process splits:
	- ⚫ **Standard process**
		- ❑ Baseline option, the only choice available in the MPW submissions
	- ⚫ **Modified process***
		- ❑ Adding an extra low dose n-type layer based on the standard process, to achieve faster charge collection, thus a better radiation tolerance
		- ❑ Very difficult to access, the first time available to a Chinese institute

Standard process

Modified process*

*Reference: NIM, A 871 (2017) 90–96

TaichuPix sensor architecture

◼ **Pixel 25 μm × 25 μm**

- ➢ Continuously active front-end, in-pixel discrimination
- \triangleright Fast-readout digital, with masking & testing config. logic

◼ **Column-drain readout for pixel matrix**

- ➢ Priority based data-driven readout
- ➢ Time stamp added at end of column (EOC)
- ➢ Readout time: 50 ns for each pixel

■ 2-level FIFO scheme

L1 FIFO: de-randomize the injecting charge

Invented a new buffer tree architecture, patented

专利: CN: 2021.11130545.6

➢ L2 FIFO: match the in/out data rate between core and interface

Proposed a readout scheme for mitigating data congestion 专利: CN202210631994.1, 2022-06-07

◼ **Trigger-less & Trigger mode compatible**

- ➢ Trigger-less: 3.84 Gbps data interface
- ➢ Trigger: data coincidence by time stamp, only matched event will be readout

◼ **Features standalone operation**

➢ On-chip bias generation, LDO, slow control, etc.

19 June 2023, Sensor chip design and testing

TaichuPix prototypes overview

Major challenges for the sensor design

- \triangleright Small pixel size \rightarrow high resolution (3-5 µm)
- \triangleright High readout speed (dead time < 500 ns @ 40 MHz) \rightarrow for CEPC Z pole
- ➢ Radiation tolerance (per year): 1 Mrad TID

◼ **Completed 3 rounds of sensor prototyping in 180 nm CMOS process**

- Two MPW chips $(5 \text{ mm} \times 5 \text{ mm})$
	- TaichuPix-1: 2019; TaichuPix-2: 2020 \rightarrow feasibility and functionality verification
- > 1st engineering run
	- ⚫ **Full-scale chip: TaichuPix-3, received in July 2022 & March 2023**
	- ⚫ Difficulties encountered in submission: no domestic access, complex and long time procedure from abroad access, very expensive …

Functionality of complete signal chain

Functionality of the complete signal chain (including sensor, analog front-end, in-pixel logic readout, matrix periphery readout and data transmission unit) was firstly proved with X-ray, electron and laser sources.

Measured results consistent with simulations in term of shape, amplitude

Pixel analog signals from simulation (left) and measurement (right)

19 June 2023, Sensor chip design and testing

TaichuPix-2 test with ⁹⁰Sr

◼ **Four pixel sectors with different analog front-end variations for design optimization, S1 used in the full-scale chip due to the lowest ENC**

Sectors Front-end design features

◼ **TC2 exposure to ⁹⁰Sr source**

- Average cluster size decreases with threshold as expected
- Average cluster size for S1-S4 larger than 1,

 \rightarrow benefits the spatial resolution (better than the binary resolution, $25/\sqrt{12} \approx 7.2 \ \mu m$

Threshold and noise of different pixel sectors

Laser test of TaichuPix-2

Setup: a 3-D linear translation stage with a 1064 nm laser

■ Method:

- \geq One dimension laser scan on the test chip with a fixed step of 1 µm
- \triangleright Take the linear fit of the observed X, Y position as the expected laser position

Measured results

Large-scale sensor TaichuPix-3

- ◼ **12 TaichuPix-3 wafers produced from two rounds**
	- ➢ **Wafers thinned down to 150 μm and diced**

Wafer after thinning and dicing Thickness after thinning

➢ **Wafers tested on probe-station** → chip selecting & yield evaluation

Probe card for wafer test

An example of wafer test result

Threshold and noise of TaichuPix-3

- ◼ **Pixel threshold and noise were measured with selected pixels**
	- > Average threshold ~215 e⁻, threshold dispersion ~43 e⁻, temporal noise ~12 e⁻ @ nominal bias setting

TID test setup

TC2 at BSRF 1W2B beamline

TC3 at BSRF 1W2B beamline

Attenuation of Aluminum (thickness of Al foil is 0.01 mm/layer)

- ➢ **Ionization chamber is used to calibrate irradiation dose rate**
- ➢ **The irradiation dose is regulated by Al foil**
- ➢ **Chip was exposed with full working condition: power, bias, clk, …**

¹² 19 June 2023, Sensor chip design and testing

TID test result

Test of TC2

➢ Normal chip functionality and good noise performance proved up to 30 Mrad TID

TC2 Pixel threshold vs. TID

19 June 2023, Sensor chip design and testing

■ Test of TC3

➢ All three irradiation regions indicated a good performance to 3 Mrad TID

TaichuPix-3 telescope

◼ **The 6-layer of TaichuPix-3 telescope built**

➢ Each layer consists of a TaichuPix-3 bonding board and a FPGA readout board

6-layer TaichuPix-3 telescope

Setup in the DESY testbeam

- \geq TaichuPix-3 telescope in the middle
- ➢ Beam energy: 4 GeV mainly used
- ➢ Tests performed for different DUT (Detector Under Test)

TaichuPix-3 beam test result

- ◼ **2 DUT with different processes tested**
	- DUT_B with the standard process; DUT_A with the modified process

Spatial resolution results

- \triangleright The resolution gets better when decrease the pixel threshold, due to the increased cluster size
- \geq A resolution < 5 µm achieved for both processes, best resolution is 4.78 μm

Ladder readout design

- ◼ **Detector module (ladder) = 10 sensors + readout board + support structure + control board**
	- ➢ Sensors are glued and wire bonded to the flexible PCB, supported by carbon fiber support
	- ➢ Signal, clock, control, power, ground will be handled by control board through flexible PCB

◼ **Challenges**

- Long flex cable \rightarrow hard to assemble & some issue with power distribution and delay
- Limited space for power and ground placement \rightarrow bad isolation between signals

Solutions

Read out from both ends, readout system composes of three parts, careful design on power placement and low noise

Ladder readout design

Functional block diagram of a ladder readout unit

■ Design key points of the flexible board

- Carefully chosen stack-up, minimum the thickness
- ➢ Appropriately sacrifice the slow signals to guarantee the shielding of the major signals and the low impedance path for analog power supply.
- ➢ Very challenging in manufacture because of the extremely long & thin PCB routing
- **Design key points of the interposer board**
	- \triangleright Ultralow noise power supply to chips, RMS noise \sim 1 µV
	- ➢ Low noise DAC reference: 16 bits, 1 LSB INL
	- ➢ Independent power supply and data path for back-to-back ladders

Laser test result of ladder Fundamental readout unit Fundamental readout unit

Full ladder readout

◼ **A full ladder includes two identical fundamental readout units**

➢ Each contains 5 TaichuPix chips, a interposer board, a FPGA readout board

◼ **Functionality of a full ladder fundamental readout unit was verified**

- ➢ Configuring 5 chips in the same unit
- \geq Scanning a laser spot on the different chips with a step of 50 μ m, clear and correct letter imaging observed
- ➢ **Demonstrating 5 chips working together** → **one ladder readout unit working**

Laser tests on 5 Taichupix chip on a full ladder ("CEPCV" pattern by scanning laser on different chips on ladder)

Summary

- ◼ **The full-scale and high granularity pixel prototype, TaichuPix-3, has been designed and tested**
- ◼ **The project design indicators were achieved**

- ◼ **Readout electronics for the sensor test and the ladder readout were developed**
	- ➢ Performed the sensor characterization in the lab successfully
	- ➢ Completed beam tests for the pixel sensor prototype and the vertex detector mechanical prototype

Backup

Patent(专利)

- **1.** 魏晓敏**,** 张浩楠**,**王佳**,**薛菲菲**,**郑然**,**胡永才**.** 一种树状组织的缓存结构及其应用**. CN: 2021.11130545.6**,**2021-11-5**
- **2.** 魏晓敏**,** 张浩楠**,** 王佳**,** 郑然**,** 薛菲菲**,** 蔡耀**,** 胡永才**.** 一种粒子图像的数据压缩 电路和数据压缩方法**, CN202210632037.0**,**2022-06-07**
- **3.** 王佳**,** 杨聚鑫**,** 郑然**,** 魏晓敏**,** 薛菲菲**,** 胡永才**.** 一种小面积快速瞬态响应全片上 集成**LDO**电路**, CN202111161887.9**,**2021-9-30**
- **4.** 郑然**,** 李志军**,** 王佳**,** 魏晓敏**,** 薛菲菲**,** 胡永才**.** 一种静态功耗自动配置的低功耗 前端读出电路及设计方法**, CN202111087544.2**,**2021-9-16**
- **5.** 薛菲菲**,** 黄雪蕾**,** 郑晓亮**,** 魏晓敏**,** 王佳**,** 郑然**,** 胡永才**.**一种电荷型逐次逼近 **ADC**结构**, CN202111089036.8**,**2021-9-16**

Pixel analog front-end

◼ **Based on ALPIDE* front-end scheme**

- ➢ modified for faster response
- \triangleright 'FASTOR' signal delivered to the EOC (end of column) when a pixel fired, timestamps of hit recorded at pos. edge of 'FASTOR'

Schematic of pixel front-end

*Ref: D. Kim et al. DOI 10.1088/1748-0221/11/02/C02042

Delay time of FASTOR with respect to the pulse injection vs. injected charge. The delay time was measured by the timestamp of a step of 25 ns.

Pixel architecture – parallel digital schemes

- Simplified column-drain readout:
	- $\&$ Each double column shares a common Fast-Or bus for hit indication
	- $\&$ Common time stamp register @40MHz will record the hit arrival time
	- $\&$ Hit pixels in the same cluster will share a common time stamp as the Trigger ID
- Two parallel digital readout architectures were designed:
	- Scheme 1: ALPIDE-like: benefit from the proved digital readout in small pixel size
		- ➢ Readout speed was enhanced for 40MHz BX
	- $\&$ Scheme 2: FE-I3-like: benefit m the proved fast readout @40MHz BX (ATLAS)
		- ➢ Fully customized layout of digital cells and address decoder for smaller area

Readout & Periphery

Designed for low power

- $\&$ Only the hit (fastor) info & address are fannout from the pixel array
- $\&$ Only the read (acquisition) signal is fanned in to the pixel array
	- \triangleright Clock & time stamp are localized only in the EOC, different from FE-I3

Optimized @ CEPC hit rate

- $\&$ Common time stamp recorded for a full double column
	- ➢ For low power
	- \triangleright Column is hit every 8.3us / pixel is readout in 2 clocks (50ns) / cluster size 3 pixels
	- ➢ Dead time 500ns 98% trigger efficiency
- Time stamp recorded when Fastor is valid
- Each pixel readout by 2 clocks (50ns)
	- $\&$ Worst delay ~ 25ns
		- \triangleright Sim by 512 rows (full size)
		- ➢ TDA: read sent –addr come
	- $\&$ Address latch ω 37.5ns
		- $@1.5$ clock
		- ➢ Enough headroom for all corners

Readout & Periphery on 2 level FIFOs

* When 8b10b encoading is enable, valid data bandwidth is 70MHz due to some filling code.

◼ **FIFO1 group for 32 DCols**

- ➢ Limited by the 25um pitch
- Depth $≈ 9 *22bits (8+10+4)$
- ➢ Row-level priority readout to group interface

■ FIFO2 for 4 FIFO1-Group

- ➢ Round-robin in 4 groups by data mux
- ➢ DualPort SRAM for each FIFO2
- ➢ Depth 256 * 32bits
- ◼ **Serializer interface with PLL & CML/LVDS**
	- ➢ Trigger mode @160Mbps LVDS max
	- ➢ Triggerless mode @ 4Gbps CML max

19 June 2023, Sensor chip design and testing

FIFO Tree for 32Dcol

- **Motivation:**
	- ➢ **Share the storage volume**
	- ➢ **Reduce the area and optimize clock tree**

➢ **FIFO volumn**:**288**

- $> L1-L5:4$
- \geq L6: 32

➢ **Router**:

 \triangleright Timestamp priority

Trigger & triggerless readout

- ◼ **A window can be set to cover the trigger uncertainty**
	- \triangleright Time walk, jitter, ...
	- \triangleright By default a \pm 3LSB(= \pm 75ns) window is set (=7LSBs),
	- \triangleright Pixel analog's speed is set with the window correspondingly (for low power or high time resolution)

- 8 bit time stamp can cover a range of **6.4us @ 40MHz**
- **Designed for trigger readout by default**
	- ➢ Considering the non-overlapped time stamps, estimated trigger latency is ~3us maximum
	- ➢ Trigger ID calc. by the trigger's time stamp – latency
	- ➢ Only matched event be readout
- ◼ **All the raw data can also be readout**

in triggerless mode

- ➢ 8b10b encoder added for balanced bitstream at Gbps
	- ⚫ Limited by the 32bit serializer, a 32-bit data is encoded in two words
		- ❑ Discussion in the following part
	- ⚫ Each with 20bit encoded info and 12bit dummy
	- ⚫ When data is invalid, k28.5 code will be sent for data alignment

19 June 2023, Sensor chip design and testing

- ◼ **High speed clock is generated by the on-chip PLL**
- ◼ **Serializer is based on balanced 2**:**1 Mux architecture**
	- $\triangleright \blacktriangleleft$: Benefit for the speed at high clock frequency
	- \triangleright X : Length of the Ser cannot be configured
- ◼ **By default, 160Mbps data rate (plain code w/o 8b10b) will be set**
	- ➢ MSB D<31> will be used for data synchronization, independently output

CML (Gbps) / LVDS (≤160Mbps, in engineering run) optional for optimized power 28 19 June 2023, Sensor chip design and testing

Bias generation

■ Structure of the DAC

- ➢ Voltage DAC (VDAC)
- ➢ Current DAC (CDAC)
- ➢ Bandgap(BGR)
- \triangleright MUX 7 to 1
- ➢ Current bias reference generation

◼ **Characteristics**

- ➢ Voltage DAC (VDAC)
	- \bullet 10 bit
	- \bullet LSB:1.56 mV
	- Range:0~1.6 V
- ➢ Current DAC (CDAC)
	- ⚫ 8 bit
	- LSB:40 nA for common, 0.1nA for ITHR
	- ⚫ Range:0 nA~10.2 μA

19 June 2023, Sensor chip design and testing

- All the configuration bits can be loaded **by the common SPI interface controlled in the Periphery block**
	- \triangleright Chip global operation mode
	- ➢ DAC bias tuning
	- ➢ PLL status
	- ➢ Pixel matrix CalEn/Mask bits
- ◼ **Standard SPI protocol designed, 8 bits loading each time**

■ Pixel matrix slow control by two steps

- ➢ Write one row by SPI, 8 cols each time
- ➢ Generate a shift clock by SPI, 1clk each time
- ➢ Send a load pulse, depending on CalEn/Mask configuration
- ➢ Problem left to be solved: matrix configuration speed should be speed up by backend electronics

19 June 2023, Sensor chip design and testing

Readout system of TaichuPix chips

◼ **Readout system for single-chip includes**

- \triangleright A dedicated test board for chip wire-bonding and power link
- ➢ A readout board loaded with a FPGA to perform chip configuration and data readout
- \triangleright A DC power supply
- \triangleright A PC

Structure of the readout system

Electrical test

◼ **Electrical performance verified by injecting external voltage pulses into pixel front-end**

Performance of threshold and noise of TaichuPix2

- ◼ **Pixel array includes 4 sectors with different transistor parameters/layout for analog front-end, S1 chosen for the full-scale design.**
- ◼ **Threshold can be tuned by changing 'ITHR' (a global current bias)**

19 June 2023, Sensor chip design and testing 34

TID test on TaichuPix-2

TaichuPix-2 irradiated at BSRF 1W2B beamline (6 keV X-ray)

- Chip was exposed with full working condition: power, bias, clk, ...
- Dose rate ~17.63 krad/min for the first 2.5 Mrad, then 211.56 krad/min **for 51 min, then 1.24 Mrad/min for 15 min**
- Normal chip functionality and good noise performance proved up to **30 Mrad TID**

TID test on TaichuPix-3

Beamline Specs

Attenuation of Aluminum (thickness of Al foil is 0.01 mm/layer)

Beamline Specifications Analog signal of the pixel monitored by the oscilloscope

- \triangleright The energy of X-ray is set to 12 KeV
- ➢ Ionization chamber is used to calibrate irradiation dose rate
- \triangleright The irradiation dose is regulated by aluminum foil

TID test on TaichuPix-3

TaichuPix-3 irradiated at BSRF 1W2B beamline (12 keV X-ray)

- ◼ **Chip was exposed with full working condition: power, bias, clk, …**
- ◼ **Dose rate ~1.2 rad/min for the first 12 min, in order to find the position of beam spot.**

 \rightarrow The size of beam spot agrees with the expectation of 1 mm \times 0.6 mm

Full image of the X-ray beam spot(position 1)

◼ **Dose rate ~43.3 krad/min for 69 min until total dose over 3 Mrad.**

◼ **All three irradiation regions indicated a good performance to 3 Mrad TID**

Overview of the full-scale prototype

◼ **Pixel cell copied exactly from MPW + scaled logic with new layout Periphery + debugged/improved blocks + enhanced power network**

Yield of TaichuPix-3

◼ **12 TaichuPix-3 wafers produced from two rounds**

➢ **Wafer #1-6 from modified process, 7-12 from standard process**

Ladder readout design

- ◼ **Flex: for chip bonding and providing power & control bus**
	- ➢ Minimize material budget: limited height of flex, minimum set of signals
	- \triangleright Robust power supply
	- \triangleright Challenging in manufacture due to long and thin flex

◼ **Interposer board**

- \triangleright Provide power supply
- DAC, reference, linear regulator
- Data link to FPGA 5 cm

◼ **FPGA board**

- ➢ Communication with chips
- \triangleright Data processing and package data
- ➢ Readout to PC via 1Gbps Ethernet
- ➢ Capability of 6 Gbps readout and 2GB internal DDR memory

Design of the flex board

Ladder stack-up

Production of flex boards

- **Flexible board from FASTPRINT company**
	- \triangleright Thickness: 0.162 mm (2-layer); 0.273 mm (4-layer);

◼ **Flexible board from Zsipak company**

➢ Thickness: 0.161 mm for 2-layer; 0.213 mm for 4-layer

TaichuPix-3 specification & performance

Laser test result of ladder flex

- ◼ **Functionality of flex readout was first verified by two chips bonded**
	- ➢ Chips U10 & U9 can work independently
	- ➢ Two can work simultaneously, NO error code/cross-talk found

TC3 beam test results

Detection efficiency vs. threshold (4 GeV)

 \triangleright The efficiency decreasing with increasing threshold

$$
\epsilon = \frac{N_{\mid x_{meas}, y_{meas} - x_{pre}, y_{pre} \mid < d}}{N_{tel}^{Tracks}}
$$

. Efficiency is the ratio of tracks that match the hit on the DUT within a distance d around the predicted hit from the telescope to all tracks of the telescope

Design of DAQ

◼ **Considering 6 double-sided ladders**

19 June 2023, Sensor chip design and testing