



NVIDIA 科学计算软件

TOPICS


Programming the NVIDIA Platform

NVIDIA 加速计算 SDK

Python Ecosystem

Quantum Computing





PROGRAMMING THE NVIDIA PLATFORM

PROGRAMMING THE NVIDIA PLATFORM

CPU, GPU, and Network

ACCELERATED STANDARD LANGUAGES

ISO C++, ISO Fortran

```
std::transform(par, x, x+n, y, y,
              [=](float x, float y){ return y +
a*x; });

do concurrent (i = 1:n)
    y(i) = y(i) + a*x(i)
enddo

import cunumeric as np
...
def saxpy(a, x, y):
    y[:] += a*x
```

INCREMENTAL PORTABLE OPTIMIZATION

OpenACC, OpenMP

```
#pragma acc data copy(x,y) {
...
std::transform(par, x, x+n, y, y,
              [=](float x, float y){ return y +
a*x;
});

...
}

#pragma omp target data map(x,y) {
...
std::transform(par, x, x+n, y, y,
              [=](float x, float y){ return y +
a*x;
});

...
}
```

PLATFORM SPECIALIZATION

CUDA

```
__global__
void saxpy(int n, float a,
            float *x, float *y) {
    int i = blockIdx.x*blockDim.x +
            threadIdx.x;
    if (i < n) y[i] += a*x[i];
}

int main(void) {
    ...
    cudaMemcpy(d_x, x, ...);
    cudaMemcpy(d_y, y, ...);

    saxpy<<<(N+255)/256,256>>>(...);

    cudaMemcpy(y, d_y, ...);
```

ACCELERATION LIBRARIES

Core

Math

Communication

Data Analytics

AI

Quantum

ACCELERATED STANDARD LANGUAGES

Parallel performance for wherever your code runs

ISO C++


```
std::transform(par, x, x+n, y,  
y, [=] (float x, float y) {  
    return y + a*x;  
}  
);
```

ISO Fortran

```
do concurrent (i = 1:n)  
    y(i) = y(i) + a*x(i)  
enddo
```

Python

```
import cunumeric as np  
...  
def saxpy(a, x, y):  
    y[:] += a*x
```



```

static inline
void CalcHydroConstraintForElems(Domain &domain, Index_t length,
    Index_t *regElemlist, Real_t dvovmax, Real_t& dhydro)
{
#if _OPENMP
    const Index_t threads = omp_get_max_threads();
    Index_t hydro_elem_per_thread[threads];
    Real_t dhydro_per_thread[threads];
#else
    Index_t threads = 1;
    Index_t hydro_elem_per_thread[1];
    Real_t dhydro_per_thread[1];
#endif
#pragma omp parallel firstprivate(length, dvovmax)
{
    Real_t dhydro_tmp = dhydro ;
    Index_t hydro_elem = -1 ;
#if _OPENMP
    Index_t thread_num = omp_get_thread_num();
#else
    Index_t thread_num = 0;
#endif
#pragma omp for
    for (Index_t i = 0 ; i < length ; ++i) {
        Index_t indx = regElemlist[i] ;

        if (domain.vdov(indx) != Real_t(0.)) {
            Real_t dtdvov = dvovmax / (FABS(domain.vdov(indx))+Real_t(1.e-20)) ;


            if ( dhydro_tmp > dtdvov ) {
                dhydro_tmp = dtdvov ;
                hydro_elem = indx ;
            }
        }
        dhydro_per_thread[thread_num] = dhydro_tmp ;
        hydro_elem_per_thread[thread_num] = hydro_elem ;
    }
    for (Index_t i = 1; i < threads; ++i) {
        if(dhydro_per_thread[i] < dhydro_per_thread[0]) {
            dhydro_per_thread[0] = dhydro_per_thread[i];
            hydro_elem_per_thread[0] = hydro_elem_per_thread[i];
        }
    }
    if (hydro_elem_per_thread[0] != -1) {
        dhydro = dhydro_per_thread[0] ;
    }
    return ;
}

```

C++ with OpenMP

Lulesh Hydrodynamics

- Composable, compact and elegant
- Easy to read and maintain
- ISO Standard
- Portable - nvc++, g++, icpc, MSVC, ...



```


static inline void CalcHydroConstraintForElems(Domain &domain, Index_t length,
                                              Index_t *regElemlist,
                                              Real_t dvovmax,
                                              Real_t &dhydro)
{
    dhydro = std::transform_reduce(
        std::execution::par, counting_iterator(0), counting_iterator(length),
        dhydro, [](Real_t a, Real_t b) { return a < b ? a : b; },
        [=, &domain](Index_t i)
    {
        Index_t indx = regElemlist[i];
        if (domain.vdov(indx) == Real_t(0.0)) {
            return std::numeric_limits<Real_t>::max();
        } else {
            return dvovmax / (std::abs(domain.vdov(indx)) + Real_t(1.e-20));
        }
    });
}

```

Standard C++

C++ STANDARD PARALLELISM

Lulesh Performance



STLBM

Many-core Lattice Boltzmann with C++ Parallel Algorithms


- Framework for parallel lattice-Boltzmann simulations on multiple platforms, including many-core CPUs and GPUs
- Implemented with C++17 standard (Parallel Algorithms) to achieve parallel efficiency
- No language extensions, external libraries, vendor-specific code annotations, or pre-compilation steps

*"We have with delight discovered the NVIDIA "stdpar" implementation of C++ Parallel Algorithms. ... We believe that the result produces state-of-the-art performance, is highly didactical, and introduces **a paradigm shift in cross-platform CPU/GPU programming** in the community."*

-- Professor Jonas Latt, University of Geneva

<https://gitlab.com/unigehpfs/stlbm>

<https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s32076/> GTC Fall Session A31329



GAMESS


Computational Chemistry with Fortran Do Concurrent

- GAMESS is a popular Quantum Chemistry application.
- More than 40 years of development in Fortran and C
- MPI + OpenMP baseline code
- Hartree-Fock rewritten in Do Concurrent

```
!pre-sorting, screening  
  
!$omp target teams distribute &  
    parallel do &  
!$omp shared() private() do  
iquart = 1, ssdd_quarts  
!recover shell index  
ish=IDX(s_sh) jsh=IDX(s_sh)  
ksh=IDX(d_sh) lsh=IDX(d_sh)  
!compute ints  
!digest ints enddo  
!$omp end target teams distribute &  
    parallel do
```



```
!pre-sorting, screening  
  
DO CONCURRENT (iquart=1:ssdd_quarts) &  
    SHARED() LOCAL()  
!recover shell index  
ish=IDX(s_sh) jsh=IDX(s_sh)  
ksh=IDX(d_sh) lsh=IDX(d_sh)  
!compute ints  
!digest ints enddo
```



Accelerating STDPAR Adoption




BabelStream

BabelStream




Cloverleaf




FastCaloSim

GÅMESS


GAMESS




Lulesh



M-AIA



miniBUDE




MiniWeather




Palabos

POT3D

POT3D




Quicksilver



STLBM

RAJA


RAJAPerf



NVIDIA 加速计算 SDK

NVIDIA HPC SDK

Available at developer.nvidia.com/hpc-sdk, on NGC, via Spack, and in the Cloud



Develop for the NVIDIA Platform: GPU, CPU and Interconnect
Libraries | Accelerated C++ and Fortran | Directives | CUDA
7-8 Releases Per Year | Freely Available

CUBLAS



GPU Optimized BLAS Implementation

Full BLAS implementation + extensions

- Vector Vector / Matrix Vector / Matrix Matrix
- Mixed Precision / Multiple GPUs / Batched APIs

Accelerating a wide range of applications

- HPC & Scientific Computing
- Data Analytics & Deep Learning



CUSPARSE

GPU Optimized Sparse BLAS


Full Sparse BLAS implementation optimized for GPU

- Sparse Vector Dense Vector
- Sparse Matrix Dense Vector
- Sparse Matrix Dense Matrix
- Sparse Matrix Sparse Matrix

Accelerating a wide range of applications

- HPC & Scientific Computing
- Data Analytics & Deep Learning

cuSPARSE 9.2 UP TO 45x FASTER THAN cuSPARSE 8.0



CUSOLVER

GPU-accelerated dense and sparse direct solvers

Dense and Sparse Factorizations & Solvers


- LU, Cholesky, QR
- Symmetric and Generalized Eigensolvers
- Tensor Core Accelerated Iterative Refinement Solvers
- Multi GPU Support

Accelerating a wide range of applications

- HPC & Scientific Computing
- Data Analytics

Features

- Automatic DMMA acceleration for factorizations and linear solvers
- A100 vs V100
 - Up to 2.3X Speedup



CUTENSOR

A New High Performance CUDA Library for Tensor Primitives


Available at developer.nvidia.com/cutensor & in HPC SDK

- Tensor Contractions & Reductions
- Elementwise Operations & Elementwise Fusion
- Mixed Precision Support & Tensor Core Acceleration
- Multi-GPU Tensor Contractions

Impact

- DL frameworks aggressively adopting elementwise operations
- Up to 23X application end-to-end speedup over previously CPU-only Quantum Chemistry simulations from drop-in contraction API

cuTENSORMg FP32 Performance on DGXA100




CUFFT

GPU-accelerated library for Fast Fourier Transforms

Performance: cuFFTMp vs. State-of-the-Art on Summit

■ cuFFTMp ■ State-of-the-Art



cuFFTMp

A distributed-memory multi-node and multiGPU solution for solving FFTs at scale.

EA release available in Fall '21

<https://developer.nvidia.com/cudamathlibraryea>


Initial release to 2D & 3D with Slab composition

HPC-X

Accelerated Communications APIs and Operations for HPC

HPC-X is a comprehensive software package that includes Accelerated Communications API and Operations for HPC

- CUDA-aware MPI library based on Open MPI with support for GPUDirect™
- Fully compatible with CUDA C++, CUDA Fortran and the NVIDIA HPC Compilers
- Optimized for NVIDIA InfiniBand interconnect solutions
- Integrated into the NVIDIA HPC SDK




Components	Description
MPI/SHMEM	<ul style="list-style-type: none">• Open MPI and OpenSHMEM• MPI profiler (IPM - open source tool from http://ipm-hpc.org/)• MPI tests (OSU, IMB, random ring, etc.)
HPC Acceleration Package	<ul style="list-style-type: none">• HCCL• UCX• Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)• nccl-rdma-sharp-plugin

NCCL

NVIDIA Collective Communication Library

- Multi-GPU and Multi-Node Collectives Optimized for NVIDIA GPUs
 - Automatic Topology Detection
 - Easy to integrate | MPI Compatible
 - Minimize latency | Maximize bandwidth
- Impact**
- Accelerates leading deep learning frameworks
 - Adoption in HPC accelerating



AllReduce 8-byte (float) latency, Summit Supercomputer at Oak Ridge National Lab
4096 nodes, 6xV100, 2x IB EDR



NSIGHT SYSTEMS

System profiler

Key Features:

System-wide application algorithm tuning

- Multi-process tree support

Locate optimization opportunities

- Visualize millions of events on a very fast GUI timeline

- Or gaps of unused CPU and GPU time

Balance your workload across multiple CPUs and GPUs


- CPU algorithms, utilization and thread state
- GPU streams, kernels, memory transfers, etc

Command Line, Standalone, IDE Integration

OS: Linux (x86, Power, Arm SBSA, Tegra), Windows, MacOSX (host)

GPUs: Pascal+

Docs/product: <https://developer.nvidia.com/nsight-systems>



GPU WORKLOAD

See CUDA workloads execution time


Locate idle GPU times



GPU WORKLOAD

See CUDA workloads execution time

Locate idle GPU times



GPU WORKLOAD

See CUDA workloads execution time


Locate idle GPU times



GPU WORKLOAD

See CUDA workloads execution time

Locate idle GPU times





NSIGHT COMPUTE

Kernel Profiling Tool

Key Features:

- Interactive CUDA API debugging and kernel profiling
- Fast Data Collection
- Compare performance metrics across different runs
- Fully Customizable (Programmable UI/Guided Analysis)
- Command Line, Standalone, IDE Integration

OS: Linux (x86, Power, Tegra, Arm SBSA), Windows, MacOSX (host only)

GPUs: Volta, Turing, A100 GPUs


Docs/product: <https://developer.nvidia.com/nsight-compute>

GPU Speed Of Light


High-level overview of the utilization for compute and memory resources of the GPU. For each unit, the Speed Of Light (SOL) reports the achieved percentage of peak performance.

SOL SM [%]	59.93	(-6.28%)	Duration [usecond]
SOL Memory [%]	64.50	(-6.38%)	Elapsed Cycles [cycle]
SOL L1/TEX Cache [%]	26.92	(-5.33%)	SM Active Cycles [cycle]
SOL L2 Cache [%]	64.50	(-6.38%)	SM Frequency [cycle/nsecond]
SOL DRAM [%]	51.55	(+84.34%)	DRAM Frequency [cycle/nsecond]

GPU Utilization



inst_executed [inst]	63,021,056 (284 instances)
l1tex_data_bank_conflicts_pipe_lsu_mem_shared_op_Id.sum	0
l1tex_data_bank_conflicts_pipe_lsu_mem_shared_op_st.sum	0
l1tex_data_bank_reads.avg.pct_of_peak_sustained_elapsed [%]	9.66
l1tex_data_bank_writes.avg.pct_of_peak_sustained_elapsed [%]	3.23
l1tex_data_pipe_lsu_wavefronts.avg.pct_of_peak_sustained_elapsed [%]	46.16
l1tex_data_pipe_lsu_wavefronts_mem_shared_cmd_read.sum	25,165,824
l1tex_data_pipe_lsu_wavefronts_mem_shared_cmd_read.sum.pct_of_peak_sustained_active [%]	40.75
l1tex_data_pipe_lsu_wavefronts_mem_shared_cmd_write.sum	2,097,152
l1tex_data_pipe_lsu_wavefronts_mem_shared_cmd_write.sum.pct_of_peak_sustained_active [%]	3.40
l1tex_data_pipe_tex_wavefronts.avg.pct_of_peak_sustained_elapsed [%]	0
l1tex_f_wavefronts.avg.pct_of_peak_sustained_elapsed [%]	0.00
l1tex_lsu_writeback_active.avg.pct_of_peak_sustained_elapsed [%]	42.59
l1tex_lsu_writeback_active.sum [cycle]	27,803,648
l1tex_lsu_writeback_active.sum.pct_of_peak_sustained_active [%]	45.03
l1tex_lsuin_requests.avg.pct_of_peak_sustained_elapsed [%]	66.00
l1tex_m_l1tex2xbar_req_cycles_active.avg.pct_of_peak_sustained_elapsed [%]	3.40
l1tex_m_l1tex2xbar_write_bytes.sum [Mbyte]	4.19
l1tex_m_l1tex2xbar_write_bytes_mem_global_op_red.sum [byte]	0



2022.10.12_ncu-GEMV1-K_unroll1_block8x4_BelemnLDG_L2PersistCache_StreamingB1_Idca_Idcs.ncu-report

Page: Details Result: 1 - 22425 - Kernel Add Baseline Apply Rules Occupancy Calculator Copy as Image

Result Time Cycles Regs GPU SM Frequency CC Process

Current 22425 - Kernel (1, 16, 256)x(8, 4, 1) 336.06 usecond 464,057 36 0 - NVIDIA GeForce RTX 3090 1.38 cycle/nsecond 8.6 [1251049] 2d_Gemv

The report contains imported source files.

GPU SOL Section

GPU Speed Of Light Throughput

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of the utilization for compute and memory resources of the GPU presented as a roofline chart.

Compute (SM) Throughput [%]	11.07	Duration [usecond]	336.06
Memory Throughput [%]	89.89	Elapsed Cycles [cycle]	464,057
L1/TEX Cache Throughput [%]	22.64	SM Active Cycles [cycle]	451,791.39
L2 Cache Throughput [%]	39.70	SM Frequency [cycle/nsecond]	1.38
DRAM Throughput [%]	89.89	DRAM Frequency [cycle/nsecond]	9.40

High Throughput The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by analyzing DRAM in the [Memory Workload Analysis](#) section.

Roofline Analysis The ratio of peak float (fp32) to double (fp64) performance on this device is 64:1. The kernel achieved 2% of this device's fp32 peak performance and 0% of its fp64 peak performance.

Compute Workload Analysis Section

Compute Workload Analysis

Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.

Executed Ipc Elapsed [inst/cycle]	0.15	SM Busy [%]	3.84
Executed Ipc Active [inst/cycle]	0.15	Issue Slots Busy [%]	3.84
Issued Ipc Active [inst/cycle]	0.15		

Low Utilization All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the [Launch Statistics](#) and [Scheduler Statistics](#) sections for more information.

Memory Workload Analysis Section

Memory Workload Analysis

Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables with data for each memory unit.

Memory Throughput [Gbyte/second]	810.93	Mem Busy [%]	39.70
L1/TEX Hit Rate [%]	50.58	Max Bandwidth [%]	89.89
L2 Hit Rate [%]	3.07	Mem Pipes Busy [%]	11.07
L2 Compression Success Rate [%]	0	L2 Compression Ratio	0

L1TEX Global Load Access Pattern The memory access pattern for global loads in L1TEX might not be optimal. On average, this kernel accesses 13.6 bytes per thread per memory request; but the address pattern, possibly caused by the stride between threads, results in 16.0 sectors per request, or $16.0 * 32 = 512.0$ bytes of cache data transfers per request. The optimal thread address pattern for 13.6 byte accesses would result in $13.6 * 32 = 435.2$ bytes of cache data transfers per request, to maximize L1TEX cache performance. Check the [Source Counters](#) section for uncoalesced global loads.

L2 Store Access Pattern The memory access pattern for stores from L1TEX to L2 is not optimal. The granularity of an L1TEX request to L2 is a 128 byte cache line. That is 4 cache blocks of 32 bytes each. This results in 4 sectors per cache line. Check the [Source Counters](#) section for uncoalesced stores and try to minimize how many cache lines need to be accessed per store.

Scheduler Statistics Section

Scheduler Statistics


Summary of the activity of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it can issue instructions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the state of the allocated warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) are ready to issue their next instruction. From the set of eligible warps the scheduler selects a single warp from which to issue one or more instructions (Issued Warp). On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Having many skipped issue slots indicates poor latency hiding.

Active Warps Per Scheduler [warp]	3.86	No Eligible [%]	96.02
Eligible Warps Per Scheduler [warp]	0.04	One or More Eligible [%]	3.98
Issued Warp Per Scheduler	0.04		

Issue Slot Utilization Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 25.2 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 12 warps per scheduler, this kernel allocates an average of 2.06 active warps per scheduler but only an average of 0.04 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued.

SOL SECTION


Sections



PYTHON ECOSYSTEM

The RAPIDS suite of open source software libraries gives you the freedom to execute end-to-end data science and analytics pipelines entirely on NVIDIA GPUs.

General Purpose and Domain-Specific Libraries



cuDF

- . GPU-accelerated ETL functions
- . Tracks Pandas and other common PyData APIs
- . Dask + UCX integration for scaling
- RAPIDS for Apache Spark**
- . RAPIDS accelerator for Apache Spark

RAPIDS ML

- . GPU-native cuML library, plus XGBoost, FIL, HPO, and more
- cuGraph**
- . GPU graph analytics, including Louvain, PageRank, and more
- . Multi node Multi GPU features

cuxfilter

- . GPU-accelerated cross-filtering
- Viz integration**
- . pyViz: Plotly Dash, Bokeh, Datashader, HoloViews, hvPlot
- . Node-RAPIDS bindings for node.js

Domain-Specific Libraries

CLX + Morpheus

Cyber log processing + anomaly detection

cuStreamz

Streaming analytics

cuSignal

Signals processing

cuCIM

Computer vision & image processing primitives

...and more!

cuSpatial

Spatial analytics


NVTabular

RecSys ETL library

Lightning-Fast End-to-End Performance

Reducing Data Science Processes from Hours to Seconds

RAPIDS End-to-End Workflow Runtimes



16

A100s Provide More Power than 100 CPU Nodes

70X

Faster Performance than Similar CPU Configuration

20X

More Cost-Effective than Similar CPU Configuration

*CPU approximate to n1-highmem-8 (8 vCPUs, 52GB memory) on Google Cloud Platform. TCO calculations-based on Cloud instance costs.



Minor Code Changes for Major Benefits

Abstracting Accelerated Compute through Familiar Interfaces



3 Year Anniversary

More than 1.5M downloads and accelerating



NVIDIA INNOVATIONS IN SPARK 3.0

Accelerate data science pipelines without code changes

RAPIDS Accelerator for Spark 3.0

Intercepts and accelerates SQL and DataFrame operations, dramatically improving ETL performance

Spark Shuffle

Operations that sort, group or join data by value. Data is moved between partitions via the new RAPIDS Accelerator Shuffle in a process called ‘shuffle’

Modifications to Spark Components


Columnar processing support in the Catalyst query optimizer

Spark shuffle implementation that optimizes the data transfer between Spark processes using RDMA/RoCE and GPU Direct

GPU-Aware Scheduling in Spark


Spark 3.0 places GPU-accelerated workloads directly onto servers containing the necessary GPU resources

Spark standalone, YARN, and Kubernetes clusters



SCALE OUT PYTHON TOOLS WITH RAPIDS + DASK

DISTRIBUTE & ACCELERATE COMPUTATION FOR PRODUCTION WORKLOADS



CUNUMERIC

Automatic NumPy Acceleration and Scalability

cuNumeric


CuNumeric transparently accelerates and scales existing Numpy workloads


Program from the edge to the supercomputer in Python by changing 1 import line

Pass data between Legate libraries without worrying about distribution or synchronization requirements

Alpha release available at github.com/nv-legate

```
import cunumeric as np  
  
a = np.random.randn(160_000).reshape(400, 400)  
b = a + a.T  
b
```






QUANTUM COMPUTING


A NEW COMPUTING MODEL - QUANTUM



NEW COMPUTING MODEL



POTENTIAL USE CASES



QUANTUM SYSTEMS SCALING EXPONENTIALLY

DGX cuQuantum Appliance


Qiskit Integration with multi-node, multi-GPU support

Fully integrated quantum simulation solution



- State-of-the-art **performance**
- Unmatched simulation **scale**

Reduce the simulation time by **orders of magnitude**

Simulate **thousands** of perfect or noisy qubits



Trivially Scale Quantum Algorithms with Industry Leading Performance



Record breaking performance

2 DGX A100 vs previous best on 64 node CPU cluster

64 Node CPU Cluster

2 DGX A100

Time for Quantum Volume Depth 10

3.5X


ALL VALUABLE QUANTUM APPLICATIONS WILL BE HYBRID

Various Scientific Domains


Classical Supercomputer




Quantum Computer




DRUG DISCOVERY



CHEMISTRY



FINANCE



OPTIMIZATION



Introducing NVIDIA QODA

A Platform For Hybrid Quantum-classical Computing

NVIDIA QODA PLATFORM


HYBRID APPLICATIONS

Drug Discovery, Chemistry, Weather, Finance, Logistics, and More

NVIDIA QODA

Hybrid Quantum-Classical Programming Platform

SYSTEM-LEVEL COMPILER TOOLCHAIN (NVQ++)



QODA FEATURES

Supports any kind of QPU, emulated or physical

Compiler for hybrid systems

Open and interoperable with today's applications

Single source C++ and Python programming model

Introducing NVIDIA QODA

Adopted by Community's Global Leaders to Enable Quantum-Accelerated Applications

NVIDIA QODA PLATFORM


HYBRID APPLICATIONS

Drug Discovery, Chemistry, Weather, Finance, Logistics, and More

NVIDIA QODA

Hybrid Quantum-Classical Programming Platform

SYSTEM-LEVEL COMPILER TOOLCHAIN (NVQ++)



QODA PLATFORM ECOSYSTEM




QUANTINUUM



Microsoft



A close-up photograph of a field of green grass. The blades of grass are sharp and distinct, pointing upwards and outwards. The background is a solid, dark grey, which makes the bright green grass stand out. The lighting is from above, creating a soft shadow at the base of each blade.

Thanks