
CEPC vertex detector prototype status


Zhijun Liang (IHEP) For the CEPC vertex detector prototype team

Vertex detector prototype structure optimization


- Based on CEPC vertex detector conceptual design \rightarrow Three double-layer barrel detector
 - This project plan to prototype the important part of vertex detector (CDR design)
 - The cost for the full vertex detector is high (eg: ~50 M CHF for ATLAS ITk pixel detector)
 - ightarrow Plan to build full mechanical part of the detector
 - ightarrow install a sector of ladders in prototype , not necessary to build full vertex for R & D
- Optimize the geometry based on real ASIC and electronics dimension
 - Optimize geometry based on its physics performance from simulation
 - Engineering design of prototype structure CEPC Vertex detector Conceptual design (2016)




This project Vertex detector prototype design



Overview of MOST2 vertex detector R & D









- Design CMOS imaging sensor chip
- Detector Module prototyping
- Vertex Detector assembly and testbeam

Vertex detector Prototype for beam test








Full-size TaichuPix3 prototyping (engineering run)

- Full size 1024×512 Pixel array, Chip Size: 15.9×25.7mm
 - $25\mu m \times 25\mu m$ pixel size \rightarrow high spatial resolution
 - **Process: Towerjazz 180nm CIS process**
- Fast Periphery digital readout, high-speed data interface

	ALPIDE	ATLAS-MA (MONOPIX
Pixel size	\checkmark	Χ
Readout Speed	Χ	\checkmark
TID	X (?)	\checkmark





TaichuPix-3 chip vs. coin







Spatial resolution measured by testbeam

- The 6-layer of TaichuPix-3 telescope built
 - Tested at DESY with 4-5 GeV electron beam, 1kHz rate
 - One layer of TaichuPix used as Detector-Under-Test (DUT)
 - Other five layers as beam telescope used for track fitting
 - Spatial resolution of TaichuPix reach 4.5 μm
 - Reach the goal of the project (3-5 μm)

Setup for Taichupix beam telescope




Shuqi Li, Gang Li, Linghui Wu



Residual distribution








5


Spatial resolution and cluster size VS threshold The spatial resolution extracted by the unbiased residual distribution after substracting the track uncertainty \rightarrow The spatial resolution less than 5 um



Shuqi Li, Gang Li, Linghui Wu

Less charge sharing effects in modified process with full depletion


If lowering the threshold, cluster size will be dominated by noise






Efficiency Vs threshold


- predicted hit from the telescope to all tracks of the telescope
 - It can reach about 99.4% efficiency in optimized threshold



Shuqi Li

Efficiency is the ratio of tracks that match the hit on the DUT within a distance around the








Efficiency maps

- predicted hit from the telescope to all tracks of the telescope
 - It can reach about 99.4% efficiency in optimized threshold •
 - Reasonable uniformity in single pixel and in pixel matrix ullet

Single pixel Efficiency: 99.4%



Efficiency is the ratio of tracks that match the hit on the DUT within a distance around the Shuqi Li

10*10 pixel Efficiency


350 ₁																	100
	99.6	100.0	100.0	100.0	100.0	100.0	99.0	99.3	99.7	99.7	100.0	100.0	100.0	100.0	100.0		100
	99.5	99.2	99.6	100.0	98.9	100.0	99.0	99.3	99.0	99.4	100.0	100.0	99.6	99.7	100.0		99
320	99.5	100.0	99.6	100.0	100.0	99.7	100.0	99.7	100.0	100.0	99.7	99.7	99.6	99.1	99.5		98
520	100.0	100.0	99.2	100.0	98.8	99.6	100.0	99.4	100.0	99.4	100.0	99.7	100.0	99.7	99.7		30
	99.6	99.6	99.6	99.6	99.7	99.7	99.0	99.7	100.0	100.0	99.2	99.4	99.6	99.0	100.0		97
290	100.0	99.3	100.0	99.6	99.6	100.0	99.7	99.7	99.7	100.0	99.7	99.2	99.2	100.0	99.4		96
290	99.1	99.6	99.6	100.0	99.3	99.7	98.9	100.0	100.0	99.7	99.4	100.0	99.7	99.7	99.7		50
	100.0	99.6	99.6	100.0	99.3	99.7	100.0	99.7	100.0	99.1	99.7	99.7	99.2	99.7	99.7	_	95
260	100.0	99.3	100.0	100.0	98.6	99.0	99.7	99.7	100.0	99.5	100.0	100.0	99.6	99.2	99.2		94
200	100.0	99.6	100.0	99.7	99.6	99.7	99.0	100.0	100.0	99.7	99.7	100.0	98.9	98.9	99.5		5-
	100.0	99.6	99.6	99.3	99.6	100.0	99.7	100.0	99.0	100.0	99.7	100.0	100.0	99.7	99.7		93
230	100.0	100.0	99.6	100.0	99.6	100.0	99.1	100.0	99.7	100.0	99.7	100.0	99.3	99.1	99.7		92
200	100.0	100.0	99.7	100.0	100.0	100.0	99.4	99.4	99.4	100.0	99.4	99.7	99.3	99.2	100.0		52
	100.0	99.2	99.6	99.7	100.0	99.7	99.4	100.0	99.7	98.8	100.0	99.7	99.3	99.7	99.7		91
200	99.5	99.7 I	100.0	99.6	99.7	99.7	99.7	99.7	99.3	100.0	100.0	99.7	99.7	99.3	100.0		90
200 <u>99.5 99.7 100.0 99.6 99.7 99.7 99.7</u> 300 330 360						60		38	90			20 colu	mn [ı	45 [ixel]		50	




Detector module (ladder) R & D

- Completed detector module (ladder) design
 - ullet
 - Sensors are glued and wire bonded to the flexible PCB, supported by carbon fiber support \bullet
- Signal, clock, control, power, ground will be handled by control board through flexible PCB
- Challenges
 - Long flex cable \rightarrow hard to assemble & some issue with power distribution and delay
 - Limited space for power and ground placement \rightarrow bad isolation between signals ullet

Taichupix chip wire bonded on **FlexPCB**






Solutions


Detector module (ladder) = 10 sensors + readout board + support structure + control board

Ying Zhang, **Ziyue Yan Jun Hu** Xiaoxu Zhang **Tianya Wu** Wei Wang



Laser test result of ladder > A full ladder includes two identical fundamental readout units Each contains 5 TaichuPix chips, a interposer board, a FPGA readout board Functionality of a full ladder fundamental readout unit was verified > Scanning a laser spot on the different chips with a step of 50 μ m, \rightarrow Clear and correct letter imaging observed \rightarrow Demonstrating 5 chips working together \rightarrow one ladder readout unit working






Tianya Wu Wei Wang Ying Zhang, Ziyue Yan Jun Hu Xiaoxu Zhang



Vertex detector Prototype assembly • Six double-side ladders installed on the vertex detector prototype • 12 flex PCB , 24 Taichupix chips installed on detector prototype



Jinyu Fu **Tianya Wu** Xinhui Huang Wei Wang






Test beam @ DESY


- 2nd testbeam: April 11-23 2023 DESY test beam in Germany (4-6GeV electron)
 - Vertex detector prototype testbeam
- TaichuPix Beam Telescope testbeam

2022 DESY test beam



1st testbeam: Dec 12-22 2022 DESY test beam in Germany (4-6GeV electron)

2023 DESY test beam








Jia Zhou Test beam @ DESY for detector prototype Hongyu Zhang Six double-side ladders installed on the vertex detector prototype for DESY testbeam


- 12 flex PCB, 24 Taichupix chips installed on detector prototype
- Beam spot ($\sim 2 \times 2$ cm) is visible on detector hit map
- Record about one billion tracks in two weeks


Hit maps of all layers taichupix on prototype



Layer number L3/Left

- L4/Left
- **L**4/Right
- L5/ Left
- L5/Right








Air Cooling for vertex prototype

- Feedback on Edinburgh Workshop is mainly on vertex detector cooling and intergration Dedicated air cooling channel designed in prototype.
- - Measured Power Dissipation of Taichu chip: ~60 mW/cm2 (17.5 MHz clock in testbeam) ullet
 - Before turning on the fan, chip temperature can go above 41 °C. ullet
 - With air cooling, chip temperature can reduced to 25 °C (in average) ullet
 - In good agreement to our cooling simulation
 - •








No visible vibration effect observed in position resolution offline analysis when turning on the fan




Air Cooling test on ladder


- **Test bench setup for ladder air-cooling**
- **Vibration follows Gaussian distribution**
 - Core of Gaussian is still under control 1~2µm \bullet

Test setup prototype for ladder cooling Use compressed air for cooling







Typical Vibration displacement during air cooling













Test beam results (April 2023)

- Extract Spatial resolution from detector prototype testbeam data
- One layer (L1) of TaichuPix used as Detector-Under-Test (DUT)
- Other layers of vertex detector prototype used for track fitting
- Spatial resolution reached 4.9 μ m (Y axis \rightarrow bending direction)
 - Spatial Resolution met the requirement (3-5μm)

Residual distribution in Y axis


DUT measured position – expected position from track





Shuqi Li

Spatial resolution vs hit positions Y axis is bending direction








Preliminary result of impact parameter resolution

- No real interaction point or real primary vertex (PV) in testbeam setup
 - Define PV as the center of the point in xy plane extrapolated from the up/downstream \bullet
 - Calculate the impact parameter between primary vertex and upstream/downstream tracks ullet
 - CEPC impact parameter requirement: 5~6um for 4-6 GeV track
 - Preliminary result met the CEPC requirement ullet



Shuqi Li, Joao

Impact parameter resolution



 10^{2}

Latest Publications and conference talk

Paper:

- Taichu2 Laser test (NIMA): Submitted, 2nd revision
- DESY Test beam 1st paper: submission date (NIMA): Submitted, 1st revision
- Paper about vertex prototype testbeam : Preparing
- Electronics for ladder and prototype (JINST): Accepted
- Paper about the prototype assembly and cooling : Preparing
- Paper of TaichuPix3 : Preparing
- International Conference:
 - BTTB 2023: One Talk (Shuqi Li)
 - FEE 2023 (front-end electronics): one Talk (Ying Zhang)
 - Lepton Photon 2023: One Poster accepted (Shuqi Li)
 - EPS-HEP: One Talk accepted (Xinhui Huang)
 - PSD 2023: Submitted abstract for talk (Tianya Wu)
 TIPP 2023: One talk and one poster accepted (Ying Zhang, Tianya Wu)
 - TWEPP 23: One Talk accepted (Ying Zhang)
 - HSTD 2023: Submitted abstract for talk

Ying Zhang) huqi Li)



MOST2 project Final assessment Meeting (项目结题自评价会议) CEPC Vertex detector R & D Reach world-class level

- Continue R & D by in MOST3 project

Task2 课题_	Task2 课题二:硅径迹探测器关键技术验证							
2018YFAC	404302	Group review com	paperlist-silicon.do	Task2 self-assess	6	在高分辨硅像素和		
1:20 PM	Lab visit 🕯	参观样机和实验室				集成型像素传感器		
2:00 PM		课题二整体汇报 (20'+ 震志均 LIANG Zhijun	5')			案,达到了预期		
	20230	619MOST2-s				指标的考核方式		
2:25 PM		ip design and testing (ing ZHANG (IHEP)	፥感器芯片设计与测试(20'+5')		(探测效率好于)		
	_	esign_0619				3Mrad 电离辐照		
2:50 PM		and assembly of detect inyu Fu (高能所)	tor prototype 探测器样机	ቢ的结构与组装(20'+ !	5')	该课题在高		
	_	ical VTXD m				一系列关键技术和		
3:15 PM			Coffee bre	ak		来高精度硅径迹热		
3:35 PM	Analysis o	of beam test result 束流	测试 (20'+5')			专利 12 项 (其中		
	Speaker: S	huqi Li _testbeam.pdf				该课题组织管		
4:00 PM	_	n (Project group only)				士研究生8名,研		
	Main buildin					子探测器核心技术		
4:00 PM	Discussio	n (Refrees only) 评委内	部讨论与撰写评审意见			建议加强束派		
						School Contraction and and an end of the second		

Suggest to strength the testbeam analysis, and provide feedback to detector optimization • Will work with Offline team to implement this analysis in software framewrok (WeiDong and others) Suggest to continue this R & D, to boost domestic advanced silicon detector development


Review Expert assessments

不形正负电子对撞机实验探测器的关键技术与挑战,按照课题任务书计划, 芯片、内层硅径迹探测器原型机开展了一系列研究,研制出全尺寸的单片 器和硅径迹探测器原型机,并利用高能电子束流测试性能,验证了技术方 目标,对项目的完成具有重要的支撑作用。课题组按照任务书中关于考核 ,利用1-6 GeV/c的电子束流测试得到原型机的空间分辨率达到 4.9 微米 99%);在辐照测试中,课题所研制的硅像素传感器芯片可以承受超过 ,好于课题任务书要求的承受 1Mrad 电离辐照的考核指标。

生能硅像素传感器芯片研究方面攻克了高空间分辨、低物质量和抗辐照等 准题,达到了国际先进水平,对整个项目的目标作出关键贡献,适用于未 深测器,且在医学成像等方面也有广泛的应用前景。发表文章5篇,申请 P已授权 3 项);国际会议学术报告 20 余次。

管理规范,保证了课题关键技术的顺利完成。在课题执行期间,培养了博 硕士研究生 23 名,并开展了广泛的国际合作,显著提升了我国在高性能粒 术的创新能力和国际影响力。

议持续开展该技术的研发,以促进国内先进传感器芯片技术的发展。






A few known issue in Taichu development

- A set of columns will die after a long time of working, can only be waken up by re-config. It maybe related to hit rate and FIFO, data transmission error in high speed data • When multiple chips work together in flexible PCB, Threshold need to raised, efficiency decreased **Reason:** No local LDO on chip, significant cross talk due to powering

- - Solution: Implement LDO in next chip submission, re-design the flex •
- **Ghost hit in high-rate data taking**
 - **Current solution :**Lower down the system clock from 40MHz -> 20MHz (test board) -> 15.6MHz (ladder)
 - **Solution : refined time constraint on circuit synthesis** •




Data loss in Long term data taking


Efficiency [%] 98 97 4 GeV e DUT, d = 25 ևn **d = 50** μ**m 93** [**d** = 75 μ**m 92 91**⊟ **90**^L 265 292 330

Wei Wei





Ghost hit in high-rate data taking





Summary of CMOS Sensor chip R & D

- Developed the first full-size CMOS pixel sensor for particle detector in China High spatial resolution and radiation hard
- Developed three double-layer vertex detector prototype
 - Readout electronics and data acquisition for detector prototype was developed
- Completed beam tests for the sensor prototype and the detector prototype at DESY •
 - The Assessment indicators of the project have been achieved
- Some issue in the chip and vertex detector integration need follow up R & D

	Requirement	Result	
Spatial resolution	3-5 µm	Laser test: ~ 4 μm Chip-level Beam Test : 4.5 μm Prototype level Beam Test: 4.9μm	World leadin
Radiation hardness (total ionization dose, TID)	>1 Mrad	>3 Mrad	First in Chin







Research Team in MOST2 silicon project

	Institutes
	IFAE(Spain)/CCNU
	NWPU
СМС	ShanDong University
	Nanjing University

Tasks

Full CMOS chip modeling, Pixel Analog, PLL block Detector module (ladder) prototyping Data acquisition system R & D Vertex detector assembly and commissioning Irradiation, test beam organization

CMOS sensor chip: Pixel Digital

CMOS sensor chip: Periphery Logic, LDO


OS sensor chip: Bias generation, TCAD simulation Sensor test board design

Irradiation, test beam



Summary of CECP vertex detector prototype (2) **Developed three double-layer vertex detector prototype** From CDR design to vertex detector prototype

CEPC design (2016)



Vertex detector prototype (2023)




backup



Estimated Material budget for vertex detector prototype


- Estimated material budget 0.026 X0 for three double ladders vertex detector (6 layers) \bullet
 - Target for final CEPC vertex detector is 0.009 X0 (0.015% X0 per layer)
- Copper in flexible PCB are major contributions
- Plan to replace copper into Aluminum in final CEPC vertex detector ullet
- Further thinning of silicon wafer (150um \rightarrow 50um) ullet



Estimated material budget for this prototype




D f



$$\text{pull}_{\text{b}} \equiv p_{\text{b}} = \frac{r_{\text{b}}}{\sqrt{\sigma_{\text{int}}^2 - \sigma_{\text{t,b}}^2}}$$


r_b: biased residual sigma_int: intrinsic resolution sigma_t,b: telescope resolution






Preliminary result of impact parameter resolution

- No real interaction point or real primary vertex (PV) in testbeam setup
 - Define PV as the centre of the point in xy plane extrapolated from the up/downstream
 - Calculate the impact parameter between primary vertex and upstream/downstream tracks









Carbon fiber Support structure of the ladder

- Fabricated support structure prototype of the ladder (IHEP designed)
 - 4 layer of carbon fiber, 0.12mm thick for the whole support
 - Shallow design inside ladder support to reduce material
 - 2~3 time thinner than conventional carbon fiber in China






of the ladder the ladder (IHEP designed) he whole support ce material n fiber in China



Air cooling for CEPC vertex detector

- Air cooling is baseline design for CEPC vertex detector
- Sensor Power dissipation:
 - Taichupix design : $\leq 100 \text{ mW/cm}^2$. (trigger mode), $\leq 150 \text{ mW/cm}^2$ (triggerless mode),
 - Taichupix measured result: ~60 mW/cm²(triggerless mode, 17.5MHz)
 - CEPC final goal : $\leq 50 \text{ mW/cm}^2$
- Cooling simulations of a single complete ladder with detailed FPC were done.
 - Need 2 m/s air flow to cool down the ladder



temperature 5 ℃)							
3	2	1					
5.0	30.6	43.4					
5	43.4	62.6					




International Collaboration

Active collaboration with IFAE (Spain) in sensor chip design. > We have one engineer visited Oxford and Liverpool for 4 weeks in 2019 Planning to collaborate on module and detector structure Unfortunately, Collaboration didn't continue due to CovID

Mu3e ladder, Atlas barrel strip stave prototype.

Lab visit in Oxford






Labs visit in Liverpool

Module of Alice's OB tracker, Advance material Lab

Offline analysis results of first test beam



Less charge sharing effects in modified process with full depletion

 If lowering the threshold, cluster size will be dominated by noise



31


CEPC vertex detector R & D

- Three on-going R & D programs on vertex detector
 - Previous update in CEPC day (June 15th) https://indico.ihep.ac.cn/event/11875/
- This talk focuses on MOST2 project
 - MOST2 aims to build full-size vertex detector prototype

Funding agency	Process	International collaborators	Objectives of the project	schedule
CEPC MOST1	CMOS	Strasburg IPHC	Small pixel size design with in- pixel digitization and low power frontend	2016.6-2021.5
MOST2	CMOS	IFAE/Oxford/ Livepool	vertex detector prototyping (Full- size sensor support structure, module)	2018.5-2023.4
NSFC	SOI	KEK/SOIPIX collaboration	Verification of SOI process with small pixel size and low noise design	2016-



TaichuPix sensor architecture



Pixel 25 μm × 25 μm

- Continuously active front-end, in-pixel discrimination
- Fast-readout digital, with masking & testing config. logic

Column-drain readout for pixel matrix

- Priority based data-driven readout
- >Time stamp added at EOC
- Readout time: 50 ns for each pixel

2-level FIFO architecture


- >L1 FIFO: de-randomize the injecting charge
- > L2 FIFO: match the in/out data rate between core and interface


Trigger-less & Trigger mode compatible

- Trigger-less: 3.84 Gbps data interface
- > Trigger: data coincidence by time stamp, only matched event will be readout

Features standalone operation

> On-chip bias generation, LDO, slow control, etc.







33

Vertex detector prototype structure optimization

- Based on CEPC vertex detector conceptual design \rightarrow Three double-layer barrel detector
 - This project plan to prototype the important part of vertex detector (CDR design)
 - The cost for the full vertex detector is high (eg: ~50 M CHF for ATLAS ITk pixel detector)
 - \rightarrow Plan to build full mechanical part of the detector
 - ightarrow install a sector of ladders in prototype , not necessary to build full vertex for R & D
- Optimize the geometry based on real ASIC and electronics dimension
 - Optimize geometry based on its physics performance from simulation
 - Engineering design of prototype structure CEPC Vertex detector Conceptual design (2016)



This project Vertex detector prototype design







Radiation tests

- Taichupix3 was irradiated in-situ tested up to 3 Mrad
 - Normal chip functionality and reasonable noise performance
 - Reach the goal of the project: radiation hardness on total ionization does >1 Mrad

Taichupix3 irradiation test **Pixel threshold vs. TID**




TaichuPix-3 irradiated at Synchrotron radiation beamline (12 keV X-ray)




35

CMOS MONOLITHIC PIXEL SENSOR

- Conventional Hybrid pixel technology at Large Hadron Collider
 - Need to bump bonding with readout ASIC
- Typical pixel size $>=50\mu$ m, much more difficult for bump bonding with smaller pixels • CMOS Monolithic pixel (CIS process) is ideal for CEPC application
 - Sensor and ASIC high integrated in one chip, easier for detector assembly
 - Can have compact structure in pixel array design. •
 - Pixel size can be reduced to 25um or below \rightarrow can achieve better spatial resolution



Monolithic Pixels





CMOS Sensor chip R & D

- The existing CMOS monolithic pixel sensors can't fully satisfy the requirement
- Major Challenges for the CMOS sensor •
 - Small pixel size -> high resolution (3-5 μm)
 - Radiation tolerance (per year): >1 Mrad
 - High readout speed -> for high luminosity CEPC Z pole running (40MHz)

		ATLAS-MAPS (MONOPIX / MALTA)	MIMOSA
Pixel size	\checkmark	Χ	\checkmark
Readout Speed	Χ	\checkmark	Χ
TID	X (?)	\checkmark	\checkmark






Double-side ladder in CECP vertex detector


- Ladder in vertex detector is double-sided • Two flexible PCB + one carbon fiber support
- Both side has wire-bonding \rightarrow Challenging
- Dedicated tooling for double-side assembly

Designed and fabricate carbon fiber support





Vacuum plate for flex and CFRP support fixation







Vertex detector: Physics goal

- Produce a world-class vertex detector prototype
 - Spatial resolution 3~5 μm (pixel detector)
 - Radiation hard (>1 MRad)
- Physics motivation
 - Higgs precision measurement
 - $H \rightarrow bb$ precise vertex reconstruction
 - $H \rightarrow \mu \mu$ (precise momentum measurement)

Need tracking detector with high spatial resolution

- Main technology
 - Develop the know-how in China to build such detector ullet
 - High spatial resolution technology \rightarrow pixel detector
 - Radiation resistance technology ullet

