



ALICE内径迹探测器硅像素芯片的设计



全乔木 (华中师范大学)
qiaomu.tong@cern.ch




ITS3 ENGINEERING MODEL



Review: ITS2 & ITS3



ITS2



ITS3: replacement of ITS2 inner barrel

7 Layers:

→ 3 inner barrel (IB) and 4 outer barrel (OB)

Large active area and granularity

→ 10m² active silicon area, 12.5 x 1E9 pixels

Built with ALPIDE chips

→ 180nm CMOS MAPS, 15 x 30 mm², 512 x 1024 pixels

Bent wafer-scale sensor ASIC

→ 65 nm CMOS MAPS

→ Fabricated with stitching

→ Power density < 40 mW/cm²

3 layers with 6 sensors

Air cooling between layers

Closer to interaction point

→ Beampipe: 18.2 mm → 16.0 mm

→ Layer 0 position: ~24 mm → 19.0 mm

* [M. Mager, for ALICE Collab, NIM-A 824, 434 \(2016\)](#)

ITS3 TDR: [CERN-LHCC-2024-003](#)

ITS3 Chip development roadmap

2020				2021				2022				2023				2024				2025				2026																							
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4																				
J	F	M	A	M	J	J	A	S	O	N	D	J	F	M	A	M	J	J	A	S	O	N	D	J	F	M	A	M	J	J	A	S	O	N	D	J	F	M	A	M	J	J	A	S	O	N	D

MLR1 (TECH. TESTS, PIXEL
DEVs, PROTO CHIPS)
DESIGN

ER1 (MOSS, MOST)
DESIGN

ER2 (MOSAIX)
DESIGN

ER3 (FINAL)
DESIGN

LS3

MLR1 TESTING

ER1 TESTING

ER2
TESTING

ER3
TEST

MLR1 (Multi Layer Reticle)

First 65nm process MAPS

APTS, DPTS, CE65


Learn about the technology,
characterize pixels, transistors
and building blocks

ER1 (Engineering Run 1)

First stitched MAPS

MOSS, MOST

Learn about wafer-scale
stitched sensors



ER2 (Engineering Run 2)


ITS3 sensor prototype

MOSAIX


Design ongoing

ER3 ITS3 sensor production


Sensor design



(a) standard




(b) low-dose n^- implant







(c) with gap in the implant

Cross-sections of three different pixel designs implemented



layout(top view)




MLR1 Chips

APTS


Analogue Pixel Test Structure

Source-follower



1.5 mm

OpAmp



1.5 mm

1.5 mm

Matrix: 6×6 pixels

Pitch: 10, 15, 20, 25 μm

Direct analogue readout
of central 4×4 submatrix


AC/DC coupling

3 process modifications

Purpose: testing pixel cell

DPTS

Digital Pixel Test Structure



1.5 mm

1.5 mm

Matrix: 32×32 pixels

Pitch: 15 μm

Asynchronous digital readout


Time-over-Threshold information

Only modified with gap process
modification

Purpose: testing pixel front-end

CE-65

Circuit Exploratoire 65



1.5 mm

1.5 mm

Matrix: 64×32 , 48×32 pixels




Pitch: 15, 25 μm

Readout: rolling shutter
analog


Purpose: testing pixel with
rolling shutter

APTS-SF Design

Readout with Source Follower




DPTS Design



CE-65 rolling shutter readout


The output of a particular pixel is selected using a row and column selector block, and buffered to make it available on the output pad.




ER1 MAPS Chip

Aim at learning and proving **stitching**, submitted in December 2022

Two wafer scale stitched sensor chips (MOSS, MOST)





	Pixel matrix	Pixel size
Matrices on the top	256×256	$22.5 \mu\text{m}$
Matrices on the bottom	320×320	$18 \mu\text{m}$



The MOSS chip contains 20 half units and 6.72 million pixels.


MOSS – Architecture

Module integration on wafer scale die for the first time




1 of 10 REPEATED UNITS


Large Pixel Pitch
22.5 μm



Fine Pixel Pitch
18 μm



Investigate effects
of layout density



Reticle

MOSS power distribution and IOs

Monolithic Stitched Sensor Prototype






Figure 5.14: Schematic diagram of the power hopping method in MOSS.


Readout Model – Matrix Readout




Readout- Asynchronous & priority tree





Symbolic view of the readout tree




The priority encoder



Final Sensor: MOSAIX





MOSAIX Architecture




MONOLITHIC STITCHED SENSORS

Circuits on wafer

Design Reticle (typ. 2×3 cm)



The stitching technique is used to manufacture devices that are much larger than the dimensions of the design reticle



Principles of stitching.
Left: design reticle with sub-frames.

Right: resulting circuits on the wafer

Metal traces cross stitching boundaries for **power distribution** and **long range on-chip control and data transfer**





Figure 4.1: Half-layer 0. (a) Exploded view and (b) assembled view.



Prospects for the future

25x more pixels

	Vertex Detector	Middle Layers	Outer Tracker	ITS3
Position resolution (μm)	2.5	10	5	
Pixel size (μm^2)	O(10 x 10)	O(50 x 50)	O(20 x 20)	
Time resolution (ns RMS)	100	100	100* / O(1000)	
In-pixel hit rate (Hz)	94	42 (barrel) / 12 (forward)	1 (barrel) / 16 (forward)	54
Fake-hit rate (/ pixel / event)	<10 ⁻⁷			
Power consumption (mW / cm ²)	70	20		35
Particle hit density (MHz / cm ²)	94	0.6 (barrel / forward)	0.06 (barrel) 0.6 (forward)	8.5
Non-Ionising Energy Loss (1 MeV n _{eq} / cm ²)*	2 x 10 ¹⁵	6 x 10¹³ (barrel) 6 x 10 ¹³ (forward)	3 x 10 ¹³ (barrel) 6 x 10¹³ (forward)	3 x 10 ¹²
Total Ionising Dose (Mrad)*	11	3 (barrel) / 3 (forward)	0.5 (barrel) / 3 (forward)	0.3

20x higher radiation load

Pixel grouping

- VD: 5 x 5 pixels of 10 μm x 10 μm acting independently
- ML/OT: macro pixel combining 25 pixels of 10 μm x 10 μm