

DRD3 collaboration (R&D on Silicon Detector Technologies)

Gregor Kramberger on behalf of the collaboration

Jožef Stefan Institute, Slovenia

Motivation

Presentation of the DRD3 as a platform for collaborative R&D on semiconductor sensors for future experiments

A flash-review of where we are, what we do, (no real details) and where future R&D will likely go.

Much more details can be found in the presentations from:

- Status of DRD3 WG1/WP1 monolithic was presented by Eva Villea (Thursday session)
- Status of DRD3 WG2/WP2 hybrid was presented by Alessandro Tricoli (Thursday session)
- Many presentations dedicated to specific topics included also collaborative efforts (Thursday and Friday Si-Det sessions)

The whole DRD framework was presented by Thomas Bergauer on Wednesday.

Silicon detectors

Remarkable challenges were over come in the last decade for the LHC upgrade!

- **Radiation hardness** at levels not imagined decades ago (few 10¹⁶ n cm⁻², tens of MGy) - 25x100, 50x50 μ m² cells
- Not only the position but precise timing (~30 ps) resolution should be measured for the particle collisions **Endcap Timing detectors** for ATLAS and CMS (4D tracking)
- **Superb resolution at low mass** (ALICE ITS)

Coming after the accelerator upgrade in 2029

New Major Challenges for the future:

- ➢ FCC-ee/CEPC: Vertex detectors with low mass, high resolution (Target per layer spatial resolution of \leq 3 µm and x/x0 \leq 0.05%),
- FCC-hh/SppC: low power and high radiation hardness (up to 8.10 ¹⁷ n_{eq}cm⁻²). Resolving many pp hits in a bunch by ultra-fast timing in O(10-100ps)
- \triangleright Full integration with electronics, mechanics, services

Large area sensors at low cost for calorimetry

European Commission for Future Accelerators Road map document on sensors

ECFA Detector R&D roadmap [\[CERN CDS](https://cds.cern.ch/record/2784893)]

Evolution of Si particle sensors

Huge growth of semiconductor particle detectors in various fields **Detector area** increased by one order of magnitude each decade (1 m² \rightarrow 10 m² \rightarrow 200 m² \rightarrow 600m²)

The DRD3 collaboration

A large collaboration on semiconductor has been formed at CERN to guide and steer the developments of

semiconductor sensor developments in the next decades. **143 Institutes currently involved with 700+ people**

Objectives of the collaboration

The DRD3 collaboration has the dual purpose of pursuing the realization of the **strategic developments** outlined in the ECFA road map and **promoting blue-sky R&D** in the field of solid-state detectors including the synergies with other fields of science where charged particle detection is a key ingredient.

Must happen or main physics goals cannot be met **the important to meet several physics goals** Desirable to enhance physics reach **C** R&D needs being met

DRD3

Organizational structure

DRD3

Strategic/Targeted R&D projects

Work Package (WP) = strategic R&D activity and is linked to DRD Tasks. It should pursue the goals listed there.

o WPs gather a subset of DRD3 institutions, are resource loaded with clear milestones and deliverables and funded

o WPs reviewed/approved by DRD3 and appended to MoU annex

o WPs will be shaped and optimized (synergies with similar projects, sharing runs…)

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024 7

energy loss

WG2/WP2: Hybrid silicon technologies and 4D tracking

By "4D tracking" we mean the process of assigning a space and a time coordinate to a hit - ~10-30 µm position and ~10-30 ps time resolution – simultaneously (many benefits in dense particle environment for tracking and PID)

Contributionsto the timing for planar and 3D + jitter:

Not possible to achieve goals in planartechnology without gain!

So far this requirements lead to two solutions for 4D tracking:

- planar with gain **LGAD detectors**
- 3D detectors where drift time/rise time and signal size (thickness) are decoupled

WG2/WP2: LGADs

Typically 25-50 μ m thick with signals of 20fC (G \sim 40)

Limitations for conventional LGADs:

- \triangleright Fill factor (large cell devices) due to JTE
- ➢ Radiation harness **currently to ~3e15 cm-2**

E field Traditional Silicon detector

Ultra fast Silicon detector E field

active thickness ~ 50 µm

high field region, peak field

Radiation hardness:

- \triangleright C-enrichment of the gain layer (prevention of B removal – reduction of the field) - IME (USTC&IHEP) mastered the C-enrichment and has so far produced most radiation hard sensors for ATLAS-HGTD – is there still room for improvement?
- \triangleright Compensated LGADs use of compensated p+ silicon in gain layer which if carefully tuned would not suffer from reduction of negative space charge with irradiation (both P and B are removed)
- \triangleright Thermal treatment >200 $^{\circ}$ C reactivation of space charge

WG2: LGADs different flavors

Several technologies were proposed and are investigated to overcome fill factor problem:

iLGAD – segment the side without multiplication no p-stop, JTE at the bottom (**complex processing, radiation hardness, hole collection**, ideal for high rate) **TI-LGAD** – use SiO₂ trenches to isolate the pads, reducing the gap by an order of magnitude (C-

AC-LGAD / RSD– use AC coupling – bipolar signals:

enriched produced)

 \triangleright superb spatial and time resolution (order of magnitude better than pitch)

➢ **rate limited, radiation hardness**

DJ-LGAD

LGADs are the only planar technology good enough for precise timing (<50ps), but excellent electronics is needed. **(marriage of LGAD + CMOS looks promising – DJ-LGAD, MONOLITH)**

WG2/WP2: 3D detectors

3D technology as timing detectors:

- \triangleright They have fill factor ~100% (inclined tracks)
- \triangleright The radiation tolerance of small cell size
- devices is large (for signal) and allows operation at
- higher bias voltages shown up to \sim 1e17 cm⁻²
- ➢ Technology is already mature-latest 3D detectors are done in single sided processing!

Challenges:

- \triangleright the capacitance will be much larger (hence noise and the jitter) particularly for thick sensors with large signals (very narrow columns/trenches \rightarrow 100:1 at IME) – noise and jitter
- \geq scalability of the processing -> 8"
- \triangleright clustering issues for small cells
- \triangleright marriage of LGAD and 3D complex filling of the holes?

DRD3

WG1/WP1 Monolithic silicon sensors DRD3

Aim is to advance the performance of monolithic CMOS, combining sensing and readout elements, for future

tracking applications, tackling the challenges of:

- ‒ very high spatial resolution;
- high data rate;
- high radiation tolerance;
- low mass;
- covering large areas;
- reducing power;
- ‒ keeping an affordable cost;
- ‒ **and ultimately combining these**

requirements in one single sensor device.

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024 12 and 12

WG1/WP1 – main challenges

- **u** availability of the active volume (60-80 e-h/ μ m)
	- epitaxial layer decreases with smaller node processes (350 nm->28 nm). Also, the lateral drift becomes even bigger problem for thin epitaxial layers.

DRD3

- few foundries are/will be open to use high resistivity substrate wafer
- costs increase rapidly with the smaller node (MPW runs may not be available)
- allocating the vendors that are open to our needs
	- minimum information about the process which allows for simulation of particle detection in the devices.
	- adaptation of the process
- accessibility to the processes licensing (process development kits - PDK)
	- requirements of additional processing (back side processing), back side metallization …

- Large electrode: $C \approx 300$ fF
- Strong drift field, short drift paths, large depletion depth
- Higher power, slower
- Threshold $\sim 2000 \,\mathrm{e}^{-1}$

Timing: large jitter and small distortion component $-$ ~100 ps

Timing: small jitter and large distortion/landau component ~ 1ns

• Faster at given power

radiation hardness

• Threshold \sim 300 e^-

• Difficult lateral depletion,

process modifications for

• Low analogue power

• Small electrode: $C \approx 3$ fF

CMOS

electronics

p - substrate

An example of advancesin the design MALTA (TowerJazz 180 nm process)

W. Snoeys et al., Nucl. Instrum. Meth. A 871 (2017) 90. *H. Pernegger et al 2023 JINST 18 P09018*

- good efficiency over the pixels even after 3e15 cm-2
- ToA distribution shows differences in signal speed \sim 2 ns resolution

DRD3 Future advances – CMOS with gain

- \triangleright CMOS sensor with gain can the process be modified in the way that you create an internal gain structure
	- \triangleright faster rise time and better S/N better timing
	- \triangleright better position resolution
	- \triangleright less power consumption

 \triangleright Examples of different approaches to reach gain layer multiplication (small electrode design seems more suitable)

Cassia (DRD3 WP1 project) PicoAdd SiGe130 nm (Uni-Geneve)

ARCADIA LF110 nm (DRD7.6)

"deep junction" gain layer design

➢ TJ180 conventional LGAD ➢SiGe bipolar amplifiers – fast (good timing) ➢CMOS for digital electronics (monolithic) ➢Gain-layer removed from the surface allowing very good spatial resolution without dead area

 \triangleright Back side processing ➢High-field grows from the back side

Future advances – scaling up

- \triangleright Chip-Chip transmission and serial powering
- \triangleright Stacking up the wafers better electronics

➢ **Large-scale reticle stitching of thinned foldable MAPS**

➢ **Large area strip sensors**

- \triangleright Reduced material budget
- \triangleright Easier integration
- \triangleright Potentially low cost and availability

Monolithic CMOS Strip Sensors for large area detectors (Dortmund, Freiburg, DESY, Bonn) LFA150 nm - Resistivity of wafer: >2000 Ω·cm

Next step is implementation of the FEI4 like readout per strip

DRD3 WG3/WP3: Radiation damage characterization and sensor operation at extreme fluences

- WG covers 3 main areas around radiation hardening (see below)
- WG6: Non-silicon based detectors
• WG6: Non-silicon based detectors
• Material & devices to be studied and

WG4: Simulations

Need for simulations in all areas

- on the material level Geant4, TRIM, NIEL, DFT, KMC, …
- on the device & system level TCAD, AP2, Signal & MC simulators, generic sensor parameter simulations (e.g. Hamburg model)
- extrapolation to extreme fluences do models still deliver reliable results?

WG5: Characterization techniques

Need for tools in all areas

- on the material level EPR, FTIR, PL, DLTS, TSC, …
- on the device & system level TCT, CV, IV, IBIC, test-beams, ….
- extrapolation to extreme fluences which tools still deliver reliable results? radiation facilities,…

Radiation hardening

of material understand fundamental damage process, defect formation, impact of defects on device performance (also non-silicon!), material and defect engineering

Radiation hardening of devices and systems understand device operation with radiation damage, device engineering

Extreme fluences understand physics, possibilities for operation of detectors

- Material & devices to be studied and understood as silicon in terms of radiation damage in all areas (simulations, material/sensor characterization, tool development)
- Developments for extreme fluence

WG1 & WG2: Silicon based detectors

- Radiation hardness evaluation of all sensors with exposure to radiation (existing and newly developed sensors/sensor concepts)
- Developments for extreme fluence

Synergies with other application areas in radiation fields

• Detectors for nuclear physics, space applications, fusion, medical applications, …

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024 17

WG 4: Simulations

- Simulations are essential for planning, understanding the performance and designing of devices.
- Simulations WG will provide the tools that could be (easily) implemented to simulate any specific detector or measurement.

- **WG lines of actions:**
	- Development/improvement/diffusion of **methods and techniques for characterizing sensors** (those for defects spectroscopy DLTS,TSC, EPR…. as well those for characterization TCT, Beta-scope…)
	- Joint research activities for the **delivery of common infrastructures for sensor testing** (common sensor readers, jigs, test fixtures,…)
	- Promoting the **use of unique characterization facilities.**

Irradiation facilities (e.g. JSI reactor) Test beam activities (CERN/DESY) fs high intensity laser facilities

(ELI Prague, SGIKER Bilbao…)

WG7/WP4: Interconnections

DRD3

WG Scope: Sensor mechanical and electrical integration to low-mass tracking + vertexing systems:

- Post-processing (plating/UBM)
- Sensor to frontend hybridisation
	- In-house single-die
	- · 3d integration (wafer-to-wafer)
- Iow-mass flex PCBs / module integration

Groups with ongoing work / interest in the different domains

WG conveners: G. Calderini, D. Dannheim, F. Hügging

In-house hybridisation

Wafer-to-wafer bonding

Module integration

DRD3 WG7/WP4: In house bonding and wafer-wafer

Gold-stud on ALTIROCA

ALTIROCA + irradiated LGAD

- In-house hybridization, module integration
- Exploring innovative **bonding** methods, adapted to the requirements of various projects
	- Conductive adhesives (ACF / ACP) \rightarrow good results for <1cm² devices and > \sim 50 µm pitch
	- Nano wires
		- \rightarrow successful bonding of MALTA2 to flex
	- Gold studs + epoxy \rightarrow successfully used for large (>100 µm) pitch
		- \rightarrow developed low-temperature bonding process suitable for irradiated samples

Wafer-to-wafer bonding

- . Target: ultra-thin hybrid detectors with TSV
- . Pilot project U Bonn / IZM: passive CMOS sensors + Timepix3

Wafer-to-wafer bonding of daisy-chain test wafers with Cu pillars

DRD3 WG8- Dissemination and outreach activities

Disseminating knowledge on solid-state detectors: Dissemination of the DRD3 activities:

Organize DRD3 schools for young post-doc and Ph.D. in:

- TCAD, FPGA, GEANT
- Laboratory measurements, TCT

Participation to instrumentation schools

- In specific locations (CERN, FNAL...)
- On specific topics (Allpix2, TCAD, setups..)

Share knowledge of measurement techniques

- Device characterizations, such as IV, CV
- Transient studies using TCT, beta telescopes
- Handling and measurements of irradiated sensors
- Intra-DRD3 groups training

Organize the DRD3 website (drd3.web.cern.ch)

- Point of entry to DRD3
- Link to results, meeting, etc
- Opportunities: conferences, stages
- Documentation (how to do XYZ…)

Present DRD3 work at conferences

- Opportunity for young researchers
- DRD3 activities documented in printed papers

Conclusions

- ➢ DRD3 is a large collaboration under which umbrella future R&D on semiconductor particle detectors will take place.
	- The **strategic funding of the activities (HEP detector R&D)** will be supported by funding agencies
	- WP project proposals are being formed and shaped in the Annexes of MoU presented to FA (please have a look and join or propose – template available)
	- We are in quite far with MoU preparation expected to be ready for signing in the following months
	- The collaboration will have common fund from which many smaller R&D projects will be supported also for synergies with other fields and Blu-Sky R&D
- \triangleright Coming events:
	- ▶ The 2nd DRD3 week in going to happen soon (2-6.12.2024 at CERN) online is free and open.
	- ➢ 1 st DRD3 TCT School (beginning in Feb. 2025 at CERN 3 days practical work)
- ➢ More information can be found on drd3.web.cern.ch

I hope that CEPC, if built, will profit from DRD3 as HL-LHC experiments have from the previous R&D programs

GOOD LUCK!

Nothing is **impossible**, even the word itself says "**I'm possible**"

A. Hepburn

Backup/additional slides

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024 25

WG2/WP2: 3D sensors

- \geq Small cell size 25x25 μ m²/25x50 μ m² required for position resolution and high rates would allow also hit time resolutions **~10-20 ps**.
	- \triangleright the column width reduction ~10 µm to <5 µm (reduction of capacitance, improvement of S/N, reduction of the jitter/power and increase of fill factor) – in the future column widths as low as \sim 1-2 µm may be possible allowing possible multi-cell configurations.
	- \triangleright improved aspect ratio of Deep Reactive Ion Etching (DRIE) is crucial -> current aspect ratio of 25 should be improved, particularly for thicker detectors that may be required to improve the signal required in severe radiation hard environment larger clusters become the problem.
	- \triangleright The choice of design (Trench/Column) will be a matter of optimization time resolution vs. fill factor and there is no clear answer to which is better (it depends on application)
- \triangleright New ideas will be important and may become possible and/or mature over the years:
	- ➢ "Marriage" of LGADs and 3D (either by trench filling, careful substrate selection with small interelectrode distance allowing charge multiplication without special processing of gain layer)
	- ➢ "Marriage" of CMOS and 3D.
- \triangleright The scalability is a question for the producers:
	- \geq single sided processing is a major step forward, the next is move to \geq =8" wafers, where thicker wafers are required
	- \triangleright Yield improvement, robustness of the designs are key

 \triangleright Operation conditions: cooling down as low as possible improves the performance in all respects not only power dissipation/leakage current, but also in speed and possible charge multiplication

DRD3 WG7/WP4 post processing and bonding

Plating:

Well-controlled plating process is required for most interconnect methods

- Consolidated and documented process flow for in-house Ni/Au plating
- Consistent plating results for a variety of devices and pixel-pitches $(20 \mu m)$ to 1.3 mm)

Nano wires:

Low-resistance interconnects, suitable for chip- and wafer-level integration

• Developed process with MALTA2 as test vehicle (with Nanowired, Gernsheim)

Plating on Timespot ASIC

Nano wires on chip pads

DEPFET all-silicon modules

100µPET module with Au studs

Flex PCB / modules developments:

Module concepts target low mass and large active area

- Custom flex-PCB process under development with FCBG (Geneva)
- DEPFET all-silicon modules (MPG-HLL)

Dry-etching of dummy flex

DRD3 WG7/WP4: In house bonding and wafer-wafer

Gold-stud on ALTIROCA

ALTIROCA + irradiated LGAD

- In-house hybridization, module integration
- Exploring innovative **bonding** methods, adapted to the requirements of various projects
	- Conductive adhesives (ACF / ACP) \rightarrow good results for <1cm² devices and > \sim 50 µm pitch
	- Nano wires
		- \rightarrow successful bonding of MALTA2 to flex
	- Gold studs + epoxy \rightarrow successfully used for large (>100 µm) pitch
		- \rightarrow developed low-temperature bonding process suitable for irradiated samples

Wafer-to-wafer bonding

- . Target: ultra-thin hybrid detectors with TSV
- . Pilot project U Bonn / IZM: passive CMOS sensors + Timepix3

Wafer-to-wafer bonding of daisy-chain test wafers with Cu pillars

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024 28 28