




DRD3 collaboration (R&D on Silicon Detector Technologies)

Gregor Kramberger on behalf of the collaboration

Jožef Stefan Institute, Slovenia





Motivation






Presentation of the DRD3 as a platform for collaborative R&D on semiconductor sensors for future experiments

A flash-review of where we are, what we do, (no real details) and where future R&D will likely go.

Much more details can be found in the presentations from:

- Status of DRD3 WG1/WP1 monolithic was presented by Eva Villea (Thursday session)
- Status of DRD3 WG2/WP2 hybrid was presented by Alessandro Tricoli (Thursday session)
- Many presentations dedicated to specific topics included also collaborative efforts (Thursday and Friday Si-Det sessions)

The whole DRD framework was presented by Thomas Bergauer on Wednesday.




Silicon detectors



Remarkable challenges were over come in the last decade for the LHC upgrade!

- Radiation hardness at levels not imagined decades ago (few 10¹⁶ n cm⁻², tens of MGy) - 25x100, 50x50 μm² cells
- Not only the position but precise timing (~30 ps) resolution should be measured for the particle collisions Endcap Timing detectors for ATLAS and CMS (4D tracking)
- Superb resolution at low mass (ALICE ITS)

Coming after the accelerator upgrade in 2029




New Major Challenges for the future:


- FCC-ee/CEPC: Vertex detectors with low mass, high resolution (Target per layer spatial resolution of ≤ 3 μ m and x/x0≤ 0.05%),
- FCC-hh/SppC: low power and high radiation hardness (up to 8.10¹⁷ n_{eq}cm⁻²). Resolving many pp hits in a bunch by ultra-fast timing in O(10-100ps)
- Full integration with electronics, mechanics, services

Large area sensors at low cost for calorimetry

European Commission for Future Accelerators Road map document on sensors




ECFA Detector R&D roadmap [CERN CDS]




Evolution of Si particle sensors

DRD3



Huge growth of semiconductor particle detectors in various fields **Detector area** increased by one order of magnitude each decade ($1 \text{ m}^2 \rightarrow 10 \text{ m}^2 \rightarrow 200 \text{ m}^2 \rightarrow 600 \text{ m}^2$)



G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024




The DRD3 collaboration



A large collaboration on semiconductor has been formed at CERN to guide and steer the developments of


semiconductor sensor developments in the next decades. 143 Institutes currently involved with 700+ people





Objectives of the collaboration

The DRD3 collaboration has the dual purpose of pursuing the realization of the **strategic developments** outlined in the ECFA road map and **promoting blue-sky R&D** in the field of solid-state detectors including the synergies with other fields of science where charged particle detection is a key ingredient.



🛑 Must happen or main physics goals cannot be met 🔴 Important to meet several physics goals 😑 Desirable to enhance physics reach 🥚 R&D needs being met

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024


nerapy

DRD3



Organizational structure

DRD3



Strategic/Targeted R&D projects


Work Package (WP) = strategic R&D activity and is linked to DRD Tasks. It should pursue the goals listed there.

o WPs gather a subset of DRD3 institutions, are resource loaded with clear milestones and deliverables and funded

o WPs reviewed/approved by DRD3 and appended to MoU annex

o WPs will be shaped and optimized (synergies with similar projects, sharing runs...)

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024




energy loss

WG2/WP2: Hybrid silicon technologies and 4D tracking



By "4D tracking" we mean the process of assigning a space and a time coordinate to a hit - ~10-30 μ m position **and ~10-30 ps time resolution** – simultaneously (many benefits in dense particle environment for tracking and PID)


<u>Contributions to the timing for planar and 3D + jitter:</u>



Not possible to achieve goals in planar technology without gain!

So far this requirements lead to two solutions for 4D tracking:

- planar with gain LGAD detectors
- 3D detectors where drift time/rise time and signal size (thickness) are decoupled





	WG2 research goals <2027				
	Description				
RG 2.1	Reduction of pixel cell size for 3D sensors				
RG 2.2	3D sensors for timing $(50 \times 50 \ \mu m, < 50 \ ps)$				
RG 2.3	LGAD for 4D tracking $< 10 \ \mu m, < 30 \ ps$, wafer 6" and 8"				
RG 2.4	RSD for ToF (Large area, $<30~\mu{\rm m}, <30~{\rm ps})$				




WG2/WP2: LGADs









Typically 25-50 μ m thick with signals of 20fC (G~40)

Limitations for conventional LGADs:

- Fill factor (large cell devices) due to JTE
- Radiation harness currently to ~3e15 cm⁻²

E field Traditional Silicon detector


Ultra fast Silicon detector E field

active thickness ~ 50 μm

high field region, peak field

Radiation hardness:

- C-enrichment of the gain layer (prevention of B removal – reduction of the field) - IME (USTC&IHEP) mastered the C-enrichment and has so far produced most radiation hard sensors for ATLAS-HGTD – is there still room for improvement?
- Compensated LGADs use of compensated p+ silicon in gain layer which if carefully tuned would not suffer from reduction of negative space charge with irradiation (both P and B are removed)
- Thermal treatment >200°C reactivation of space charge





WG2: LGADs different flavors



Several technologies were proposed and are investigated to overcome fill factor problem:

iLGAD – segment the side without multiplication no p-stop, JTE at the bottom (complex processing, radiation hardness, hole collection, ideal for high rate)


TI-LGAD – use SiO_2 trenches to isolate the pads, reducing the gap by an order of magnitude (Cenriched produced)


AC-LGAD / RSD- use AC

coupling – bipolar signals:

- superb spatial and time resolution (order of magnitude better than pitch)
- rate limited, radiation hardness

DJ-LGAD





LGADs are the only planar technology good enough for precise timing (<50ps), but excellent electronics is needed. (marriage of LGAD + CMOS looks promising – DJ-LGAD, MONOLITH)




WG2/WP2: 3D detectors

3D technology as timing detectors:

- They have fill factor ~100% (inclined tracks)
- ➤ The radiation tolerance of small cell size
- devices is large (for signal) and allows operation at
- higher bias voltages shown up to ~1e17 $\rm cm^{-2}$
- Technology is already mature-latest 3D detectors are done in single sided processing!

Challenges:

- the capacitance will be much larger (hence noise and the jitter) particularly for thick sensors with large signals (very narrow columns/trenches -> 100:1 at IME) – noise and jitter
- ➤ scalability of the processing -> 8"
- clustering issues for small cells
- > marriage of LGAD and 3D complex filling of the holes?



DRD3



WG1/WP1 Monolithic silicon sensors DRD3

<u>Aim</u> is to advance the performance of monolithic CMOS, combining sensing and readout elements, for future


tracking applications, tackling the challenges of:

- very high spatial resolution;
- high data rate;
- high radiation tolerance;
- low mass;
- covering large areas;
- reducing power;
- keeping an affordable cost;
- and ultimately combining these

requirements in one single sensor device.


	Sensor	AS
	TCAD simulation DRD7	.6/3.1 TCAD simulat
	Sensor design, optimization,	Architecture, desi
	characterization	verification, test
Program shared	Analog-on-Top designs	Digital-on-Top desi
between DRD3/7	Small scale prototypes in various technologies	Large scale demonstrators selected/qualified technolog
	Case-by-case access	Negotiated access framewo design flow, supp

	WG1 research goals <2027
	Description
RG 1.1	Spatial resolution: ≤3 µm position resolution
RG 2.2	Timing resolution: towards 20 ps timing precision
RG 1.3	Readout architectures: towards 100 MHz/cm ² , 1 GHz/cm ² with 3D stacked monolithic sensors, and on-chip reconfigurability
RG 1.4	Radiation tolerance: towards 10 ¹⁶ n _{eq} /cm ² NIEL and 500 MRad
RG 1.5	Low-cost large-area CMOS sensors
We	will have several MPW and engineering runs in
65- 2	180 nm technologies (LF, Tower, AMS, TPSCo)
	Maurice Garcia-Sciveres and Norbert Wermes 2018 Rep. Prog. Phys. 81 066101 Peric I 2007 , Nucl. Instrum. Methods A 582 876–85



WG1/WP1 – main challenges






- Large electrode: $C \approx 300 \, \mathrm{fF}$
- Strong drift field, short drift paths, large depletion depth
- Higher power, slower
- Threshold $\sim 2000 \, {
 m e}^-$

Timing: large jitter and small distortion component - ~100 ps





- Small electrode: $C \approx 3 \, \text{fF}$
- Low analogue power
- Faster at given power
- Difficult lateral depletion, process modifications for radiation hardness
- Threshold $\sim 300 \, {\rm e^-}$

Timing: small jitter and large distortion/landau component~ 1ns

Main challenges (from DRD3 point):


- availability of the active volume (60-80 e-h/ μ m)
 - epitaxial layer decreases with smaller node processes (350 nm->28 nm). Also, the lateral drift becomes even bigger problem for thin epitaxial layers.
 - few foundries are/will be open to use high resistivity substrate wafer
- costs increase rapidly with the smaller node (MPW runs may not be available)
- allocating the vendors that are open to our needs
 - minimum information about the process which allows for simulation of particle detection in the devices.
 - adaptation of the process
- accessibility to the processes licensing (process development kits - PDK)
- requirements of additional processing (back side processing), back side metallization ...




An example of advances in the design MALTA (Tower Jazz 180 nm process)



W. Snoeys et al., Nucl. Instrum. Meth. A 871 (2017) 90. *H. Pernegger et al 2023 JINST 18 P09018*





- good efficiency over the pixels even after 3e15 cm⁻²
- ToA distribution shows differences in signal speed ~2 ns resolution




Future advances – CMOS with gain **DRD3**


- > CMOS sensor with gain can the process be modified in the way that you create an internal gain structure
 - faster rise time and better S/N better timing
 - better position resolution
 - ➢ less power consumption

> Examples of different approaches to reach gain layer multiplication (small electrode design seems more suitable)


Cassia (DRD3 WP1 project)



PicoAdd SiGe130 nm (Uni-Geneve)




ARCADIA LF110 nm (DRD7.6)



"deep junction" gain layer design ➤ TJ180 conventional LGAD

SiGe bipolar amplifiers – fast (good timing)
 CMOS for digital electronics (monolithic)
 Gain-layer removed from the surface allowing very good spatial resolution without dead area

Back side processingHigh-field grows from the back side





Future advances – scaling up



- Chip-Chip transmission and serial powering
- Stacking up the wafers better electronics
- Large-scale reticle stitching of thinned foldable MAPS







- Large area strip sensors
 - Reduced material budget
 - Easier integration
 - Potentially low cost and availability

Monolithic CMOS Strip Sensors for large area detectors (Dortmund, Freiburg, DESY, Bonn) LFA150 nm - Resistivity of wafer: >2000 Ω·cm



Next step is implementation of the FEI4 like readout per strip



WG3/WP3: Radiation damage characterization and sensor operation at extreme fluences

- WG covers 3 main areas around radiation hardening (see below)
- WG closely related to all other WGs

WG4: Simulations

Need for simulations in all areas

- on the material level Geant4, TRIM, NIEL, DFT, KMC, ...
- on the device & system level TCAD, AP2, Signal & MC simulators, generic sensor parameter simulations (e.g. Hamburg model)
- extrapolation to extreme fluences do models still deliver reliable results?

WG5: Characterization techniques

Need for tools in all areas

- on the material level EPR, FTIR, PL, DLTS, TSC, ...
- on the device & system level TCT, CV, IV, IBIC, test-beams,
- extrapolation to extreme fluences which tools still deliver reliable results? radiation facilities,...



Radiation hardening

of material understand fundamental damage process, defect formation, impact of defects on device performance (also non-silicon!), material and defect engineering

Radiation hardening of devices and systems understand device operation with radiation damage, device engineering

Extreme fluences understand physics, possibilities for operation of detectors

WG6: Non-silicon based detectors

- Material & devices to be studied and understood as silicon in terms of radiation damage in all areas (simulations, material/sensor characterization, tool development)
- Developments for extreme fluence



WG1 & WG2: Silicon based detectors

- Radiation hardness evaluation of all sensors with exposure to radiation (existing and newly developed sensors/sensor concepts)
- Developments for extreme fluence

Synergies with other application areas in radiation fields

• Detectors for nuclear physics, space applications, fusion, medical applications, ...


G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024



WG 4: Simulations



- Simulations are essential for planning, understanding the performance and designing of devices.
- Simulations WG will provide the tools that could be (easily) implemented to simulate any specific detector or measurement.









- WG lines of actions:
 - Development/improvement/diffusion of **methods and techniques for characterizing sensors** (those for defects spectroscopy DLTS,TSC, EPR.... as well those for characterization TCT, Beta-scope...)
 - Joint research activities for the **delivery of common infrastructures for sensor testing** (common sensor readers, jigs, test fixtures,...)
 - Promoting the use of unique characterization facilities.

Irradiation facilities (e.g. JSI reactor)




Test beam activities (CERN/DESY)



fs high intensity laser facilities (ELI Prague, SGIKER Bilbao...)





WG7/WP4: Interconnections

DRD3

<u>WG Scope</u>: Sensor mechanical and electrical integration to **low-mass tracking + vertexing systems:**

- Post-processing (plating/UBM)
- Sensor to frontend hybridisation
 - In-house single-die
 - · 3d integration (wafer-to-wafer)
- low-mass flex PCBs / module integration


Groups with ongoing work / interest in the different domains

ging, Jochen [ine-pit nnheim In-hous 3d-inte bondin intercor izsch hybridi mite In-hous n RDL, T ancesco Ciani intercor in-hous puazzoni, issafeva Novel ii	slogies for large-scale tracking devices tch (<50 um) bonding; W2W bonding; in-house hybridisation se plating and hybridisation; compact module studies (including silicon photonics integration) sgration and interconnection of BSI-SiPMs for NUV/VUV; mask and mask-less UBM; W2W temporary rg; chip-level solder-ball bonding >50 um; wafer-level micro bumps/pillars <50 um; in-house maskless onnects isation wth <=25 um pitch; W2W bonding; wafer-level packaging; single-chip bump bonding for R&D ise flip-chip bonding; gold studs, ACP/ACF, Cu pillars; chip-to-flex TSV, interposers onnection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP interconnection techniques for future applications				
fine-pit nnheim In-hous 3d-inte bondin, intercoi zsch hybridi mite In-hous n RDL, T ancesco Ciani intercoi in-hous puszzoni, ssafewa Novel i	se plating and hybridisation; compact module studies (including silicon photonics integration) egration and interconnection of BSI-SiPMs for NUV/VUV; mask and mask-less UBM; W2W temporary sg; chip-level solder-ball bonding >50 um; wafer-level micro bumps/pillars <50 um; in-house maskless insation with <=25 um pitch; W2W bonding; wafer-level packaging; single-chip bump bonding for R&D se flip-chip bonding: gold studs, ACP/ACF, Cu pillars; chip-to-flex TSV, interposers nnection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP				
demoster interco zsch hybrid nte In-hous n RDL, T ancesco Ciani interco in-hous puazzoni, ssaleva Novel ii	agration and interconnection of BSI-SiPMs for NUV/VUV; mask and mask-less UBM; W2W temporary g; chip-level solder-ball bonding >50 um; wafer-level micro bumps/pillars <50 um; in-house maskless isation with <=25 um pitch; W2W bonding; wafer-level packaging; single-chip bump bonding for R&D se fip-chip bonding; gold studs, ACP/ACF, Cu pillars; chip-to-flex TSV, interposers prection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP				
ternoster interco izsch hybridi mite In-hous ancesco Ciani interco in-hous juazzoni, issafeva Novel i	yg: chip-level solder-ball bonding >50 um; wafer-level micro bumps/pillars <50 um; in-house maskless nnects isation with <≈25 um pitch; W2W bonding; wafer-level packaging; single-chip bump bonding for R&D se flip-chip bonding; gold studs, ACP/ACF, Cu pillars; chip-to-flex TSV, interposers nnection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP				
nte In-hous RDL, T ancesco Ciani intercor in-hous guazzoni, issaleva Novel ii	se flip-chip bonding: gold studs, ACP/ACF, Cu pillars; chip-to-flex TSV, interposers nmection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP			Y	
RDL, T ancesco Ciani intercor in-hous juazzoni, issaleva Novel in	TSV, interposers onnection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP			Y	
ancesco Ciani interco in-hous juazzoni, ssaleva Novel in	onnection between bent sensors; stacking of several CMOS sensors for full 3d tracking se single-die hybridisation with innovative bonding techniques such as ACF/ACP				
in-hous guazzoni, ssaleva Novel i	se single-die hybridisation with innovative bonding techniques such as ACF/ACP	_	-		
guazzoni, issaleva Novel i		_	-		
ssaleva Novel i	interconnection techniques for future applications	~		_	
In diam.			U	\sim	
	t bump bonding; in-house die-to-die and die-to-PCB bonding; hybridisation of RSD; multi-chip systems B/bus tape	×	\checkmark	\checkmark	
	onnects for bent and ultrathin chips (ALICE ITS3); aerosol jet printing for RDL and contactless onnects; TSV and wafer-to-wafer for 3D stacking				\checkmark
vel 3D inte	egration; small pitch (<10 um) interconnection		~		~
ardo wafer-b	to-wafer interconnect demonstrator				~
selle in-hous	se flip chip, gold studs, TSV processing, RDL	\checkmark		\checkmark	
		\checkmark			
dricek, Jelena direct w	wafer bonding; 3D/2.5D systems with micro-channel cooling; W2W/C2W bonding		\checkmark	\checkmark	\checkmark
sen high-fre	equency ASIC to module integration (RDL, TSV), wire bonding			~	
		V		\checkmark	
5	elle in-hou interco tricek, Jelena direct ion high-fr in-hou noit ACP//	ele in-house flip chip, gold studs, TSV processing, RDL interconnects: ACF, ACP, gold studs; characterisation techniques and devices; reliability testing; new interconnection techniques / scalability direct wafer bonding; 3D/2.5D systems with micro-channel cooling; W2W/C2W bonding en high-frequency ASIC to module integration (RDL, TSV), wire bonding in-house interconnect for hybridisation and module building; single-chip bumping, UBM, bonding; gold studs, ACP/ACF, Cu pillars; chip-to-flex, chip-to-interposer; interposer fabrication btftps://iprdicco.cocp.ch/04/001/14/002925/cocsciopes/54/2	ele in-house flip chip, gold studs, TSV processing, RDL Image: Comparison of the comparison of	ele in-house flip chip, gold studs, TSV processing, RDL Image: Comparison of the comparison of	ele in-house flip chip, gold studs, TSV processing, RDL Image: Comparison of the study


WG conveners: G. Calderini, D. Dannheim, F. Hügging




In-house hybridisation



Wafer-to-wafer bonding





Module integration






WG7/WP4: In house bonding and wafer-wafer **DRD3**






Gold-stud on ALTIROCA



ALTIROCA + irradiated LGAD



- In-house hybridization, module integration
- Exploring innovative **bonding** methods, adapted to the requirements of various projects
 - Conductive adhesives (ACF / ACP)
 → good results for <1cm² devices and >~50 µm pitch
 - Nano wires
 - → successful bonding of MALTA2 to flex
 - Gold studs + epoxy
 → successfully used for large (>100 µm) pitch
 - → developed low-temperature bonding process suitable for irradiated samples

Wafer-to-wafer bonding

- Target: ultra-thin hybrid detectors with TSV
- Pilot project U Bonn / IZM: passive CMOS sensors + Timepix3

Wafer-to-wafer bonding of daisy-chain test wafers with Cu pillars





WG8-Dissemination and outreach activities DRD3

Disseminating knowledge on solid-state detectors:

Organize DRD3 schools for young post-doc and Ph.D. in:

- TCAD, FPGA, GEANT
- Laboratory measurements, TCT

Participation to instrumentation schools

- In specific locations (CERN, FNAL...)
- On specific topics (Allpix2, TCAD, setups..)

Share knowledge of measurement techniques

- Device characterizations, such as IV, CV
- Transient studies using TCT, beta telescopes
- Handling and measurements of irradiated sensors
- Intra-DRD3 groups training


Dissemination of the DRD3 activities:

Organize the DRD3 website (drd3.web.cern.ch)

- Point of entry to DRD3
- Link to results, meeting, etc
- Opportunities: conferences, stages
- Documentation (how to do XYZ...)

Present DRD3 work at conferences

- Opportunity for young researchers
- DRD3 activities documented in printed papers






Conclusions



- DRD3 is a large collaboration under which umbrella future R&D on semiconductor particle detectors will take place.
 - The strategic funding of the activities (HEP detector R&D) will be supported by funding agencies
 - WP project proposals are being formed and shaped in the Annexes of MoU presented to FA (please have a look and join or propose template available)
 - We are in quite far with MoU preparation expected to be ready for signing in the following months
 - The collaboration will have common fund from which many smaller R&D projects will be supported also for synergies with other fields and Blu-Sky R&D
- Coming events:
 - ➢ The 2nd DRD3 week in going to happen soon (2-6.12.2024 at CERN) online is free and open.
 - > 1st DRD3 TCT School (beginning in Feb. 2025 at CERN 3 days practical work)
- More information can be found on drd3.web.cern.ch





I hope that CEPC, if built, will profit from DRD3 as HL-LHC experiments have from the previous R&D programs

GOOD LUCK!

Nothing is impossible, even the word itself says "I'm possible"


A. Hepburn





Backup/additional slides

G. Kramberger, DRD3 collaboration (R&D on Silicon Detector Technologies), CEPC Workshop, Hangzhou, 2024



WG2/WP2: 3D sensors



- Small cell size 25x25 μm²/25x50 μm² required for position resolution and high rates would allow also hit time resolutions ~10-20 ps.
 - the column width reduction ~10 µm to <5 µm (reduction of capacitance, improvement of S/N, reduction of the jitter/power and increase of fill factor) – in the future column widths as low as ~1-2 µm may be possible allowing possible multi-cell configurations.
 - improved aspect ratio of Deep Reactive Ion Etching (DRIE) is crucial -> current aspect ratio of 25 should be improved, particularly for thicker detectors that may be required to improve the signal required in severe radiation hard environment larger clusters become the problem.
 - The choice of design (Trench/Column) will be a matter of optimization time resolution vs. fill factor and there is no clear answer to which is better (it depends on application)
- > New ideas will be important and may become possible and/or mature over the years:
 - "Marriage" of LGADs and 3D (either by trench filling, careful substrate selection with small interelectrode distance allowing charge multiplication without special processing of gain layer)
 - ➤ "Marriage" of CMOS and 3D.
- > The scalability is a question for the producers:
 - > single sided processing is a major step forward, the next is move to >=8" wafers, where thicker wafers are required
 - Yield improvement , robustness of the designs are key

Operation conditions: cooling down as low as possible improves the performance in all respects not only power dissipation/leakage current, but also in speed and possible charge multiplication



WG7/WP4 post processing and bonding DRD3

Plating:


Well-controlled plating process is required for most interconnect methods

- · Consolidated and documented process flow for in-house Ni/Au plating
- Consistent plating results for a variety of devices and pixel-pitches (20 µm to 1.3 mm)


Nano wires:

Low-resistance interconnects, suitable for chip- and wafer-level integration


 Developed process with MALTA2 as test vehicle (with Nanowired, Gernsheim)




Plating on Timespot ASIC




Nano wires on chip pads



DEPFET all-silicon modules



100µPET module with Au studs




Flex PCB / modules developments:

Module concepts target low mass and large active area

- Custom flex-PCB process under development with FCBG (Geneva)
- DEPFET all-silicon modules (MPG-HLL)


Dry-etching of dummy flex









WG7/WP4: In house bonding and wafer-wafer **DRD3**






Gold-stud on ALTIROCA



ALTIROCA + irradiated LGAD



- In-house hybridization, module integration
- Exploring innovative **bonding** methods, adapted to the requirements of various projects
 - Conductive adhesives (ACF / ACP)
 → good results for <1cm² devices and >~50 µm pitch
 - Nano wires
 - → successful bonding of MALTA2 to flex
 - Gold studs + epoxy
 → successfully used for large (>100 µm) pitch
 - → developed low-temperature bonding process suitable for irradiated samples

Wafer-to-wafer bonding

- Target: ultra-thin hybrid detectors with TSV
- Pilot project U Bonn / IZM: passive CMOS sensors + Timepix3

Wafer-to-wafer bonding of daisy-chain test wafers with Cu pillars

