Contribution ID: 21

Type: Poster

Test of CMOS chip using 55nm process

Wednesday, 23 October 2024 21:35 (1 minute)

The CEPC plans to utilize a high spatial resolution, low-material, fast-readout, large-area, and cost-effective silicon-based tracker system. CMOS technology is a promising solution. Compared to hybrid silicon pixel sensors, CMOS processes enable smaller sensor sizes while maintaining a lower material budget. CMOS technology is also a potential candidate for future upgrades to other experiments, such as the LHCb Upstream Tracker.

Unlike many CMOS processes that require modifications to achieve sufficient signal generation, commercially available high-resistance wafer-based High Voltage CMOS (HVCMOS) is intrinsically radiation-hard and offers substantial capacitance for signal acquisition. While HVCMOS may have higher noise and power consumption compared to small-electrode CMOS, these factors are manageable for large-area trackers. Recent advancements in the HVCMOS production process at domestic foundries make it commercially customizable.

We will present promising test results from preliminary CMOS sensors, including those from the 55nm process (COFFEE), COFFEE1, and COFFEE2.

Primary authors: MIAO, Dexing (ihep); WANG, Jianchun (IHEP); XIANG, Zhiyu; DENG, Jianpeng (Zhejiang University); ZHAO, Mei (高能所, IHEP); CHEN, Shanzhen (IHEP, CAS); LU, Weiguo (IHEP); YUAN, XUHAO (IHEP, Beijing); ZHOU, Yang (IHEP); LI 李, Yiming 一鸣 (IHEP); LU, Yunpeng (Institute of High Energy Physics, CAS); XU, Zijun (Peking Univ.)

Presenter: XIANG, Zhiyu

Session Classification: Poster

Track Classification: Detector and System: 12: Silicon Detector